![Aplex AVS-500 Series User Manual Download Page 78](http://html.mh-extra.com/html/aplex/avs-500-series/avs-500-series_user-manual_2953525078.webp)
AVS-500 Series Machine Vision User Manual
77
Transmitter Half Swing [Disabled]
Detect Timeout 0
Extra Bus Reserved 0
Reserved Memory 10
Reserved I/O 4
PCH PCIe LTR Configuration
PCH PCIE9 LTR [Enabled]
Snoop Latency Override [Auto]
Non-Snoop Latency Override [Auto]
Force LTR Override [Disabled]
PCIE9 LTR Lock [Disabled]
PCH PCIe CLKREQ# Configuration
PCIE9 CLKREQ Mapping Override [Default]
►
Extra options
Detect Non-Compliance Device [Disabled]
Prefetchable Memory 10
Reseved Memory Alignment 1
Prefetchable Memory Alignment 1
►
PCI Express Root Port 13
PCI Express Root Port 13 [Enabled]
Topology [Unknown]
ASPM [Auto]
L1 SubStates [L1.1&L1.2]
Gen3 Eq Phase3 Method [Software Search]
UPTP 5
DPTP 7
ACS [Enabled]
URR [Disabled]
FER [Disabled]
NFER [Disabled]
CER [Disabled]
CTO [Disabled]
SEFE [Disabled]