background image

Quick Start Guide 

AD9739-R2-EBZ

 

Rev. A | Page 6 of 8 

Mu Controller 

 

Figure 13 

 

Mu Controller Enable: Register 0x26 Bit 0 (Set to 1 to enable the controller) 

Mu Controller Gain: Register 0x26 Bits 1,2 (Optimal Setting is a Gain of 1) 

MU Desired Phase: Desired Phase Value for Phase to Voltage Converter to Optimize Mu Controller.  The 
optimal setting is negative 6 (max of 16) .  Register 0x27 bits 0-4 

Slope: Slope the mu contoller will lock onto Register 0x26 bit 6 (Optimal setting is Negative slope set bit to 0) 

MU_DEL_Manual: Register 0x28 bits 0-7 and 0x27 bits 6,7: Sets the point where the Mu Controller begins to 
search.  It is best to set it to the middle of the delay line .  The maximum Mu delay is 432, so set these bits to 
approximately 220. 

Mode: Register: 0x26 Bits 4, 5 Sets the Mode in which the Controller searches: 

 

 

0x00 – Search and Track (Optimal Setting) 

  0x01 

– 

Track 

Only 

 

 

0x10 – Search Only 

  0x11 

– 

Invalid 

Search Mode: 0x27 – Bits 5, 6 Sets the Mode in which the search for the optimal phase is performed 

  0x00 

– 

Down 

  0x01 

– 

Up 

 

 

0x10 – Up/Down (Optimal Setting) 

  0x11 

– 

Invalid 

Search GB: sets a GB from the beginning and end of the Mu Delay line in which the Mu controller will not enter 
into unless it does not find a valid phase outside the GB.  Register 0x29 bits 0-4.  Optimal value is Decimal 11. 

Tolerance: Sets the Tolerance of the phase search. Register 0x29 bit 7 

 

 

0 – Not Exact. Can find a phase within 2 phases of the desired phase 

 

 

1- Exact. Finds the exact phase you are targeting (Optimal Setting) 

ContRST: Controls whether the controller will reset or continue if it does not find the desired phase 

  0 

– 

Continue 

(Optimal 

Setting) 

 

 

1 – Reset 

Phase Detector Enable: Register 0x24 bit 5. Enables the Phase Detector (Set to 1 to enable the Phase Detector) 

Phase Detector Comparator Boost: Optimizes the bias to the Phase Detector (Set to 1 to enable) 

Bias: Register 0x24 Bits 0-3: Manual Control of the bias if the Boost control is not enabled 

Duty Cycle Fix: Register 0x25 Bit 7 Enables the duty cycle correction in the Mu Controller.  Recommended to 
always enable (Set to 1 to enable) 

Direction: Register 0x25 Bit 6 Sets the direction that the duty cycle will be corrected 

 

 

0 – Negative (Optimal Setting) 

 

 

1 - Positive  

Offset: Register Register 0x25 Bit 0-5 Sets the Duty Cycle Correction manually if Fix is not enabled 

Summary of Contents for AD9739-R2-EBZ

Page 1: ...SPI application HARDWARE SETUP To operate the board a power supply capable of 5vdc 2A should be connected to J17 A spectrum analyzer or an oscilloscope to view the DAC output should be connected to J1 The diagram in Figure 1 shows the location of each connection A low jitter 0 5psec RMS sine or square wave clock source should be connected to J3 The DC level of the clock is unimportant since the cl...

Page 2: ...pplication as shown in Figure 2 Then run the SPI application by clicking on the Run button in the upper left of the screen Figure 2 Load Pattern from the DPG2 Open DPGDownloader Start Programs Analog Devices DPG DPGDownloader Ensure that AD9739 is selected in the Evaluation Board drop down list For this evaluation board LVDS is the only valid Port Configuration and will be selected automatically T...

Page 3: ...A buttons Click the Run button Once the run is complete the RCVR LCK and RCVR TRX ON indicators should be green as shown in Figure 6 Another way to verify that the controller is in the correct spot and not on the edge is to check the status of the four status bits which sample the rising edge of the DCI at four different phases DCI PHS1 should always be high and DCI PHS3 should always be low The o...

Page 4: ...Quick Start Guide AD9739 R2 EBZ Rev A Page 4 of 8 Result The result of this setup should be as shown in Figure 8 Note the RF Attenuation of 20dB to accurately measure harmonics Figure 8 ...

Page 5: ... application again Controller Clock Controls and Analog FS controls The Controller Clock controls enable the Mu Controller and LVDS controllers For normal operation both of these should be enabled The Clock GEN PD switch powers down the clocking structure and should be left disabled for normal use The DAC current ouput has an adjustable full scale value The FSC Set option allows for this adjustmen...

Page 6: ...ing 0x11 Invalid Search GB sets a GB from the beginning and end of the Mu Delay line in which the Mu controller will not enter into unless it does not find a valid phase outside the GB Register 0x29 bits 0 4 Optimal value is Decimal 11 Tolerance Sets the Tolerance of the phase search Register 0x29 bit 7 0 Not Exact Can find a phase within 2 phases of the desired phase 1 Exact Finds the exact phase...

Page 7: ...ollowing bits are utilized Mu Controller Enable Register 0x26 Bit 0 Set to 0 to disable the controller MU_DEL_Manual Register 0x28 bits 0 7 and 0x27 bits 7 8 Total of 9 bits the maximum Mu delay value is d432 or x1B0 LVDS Receiver Controls Figure 14 RCV_LOOP On Register 0x10 bit 1 set to 1 RCV_ENA On Register 0x10 bit 0 set to 1 LCKTHR 2 Register 0x15 bits 0 4 RVCR_GAIN 1 Register 0x11 bit 0 set t...

Page 8: ...ks are the property of their respective owners D00000 0 1 07 To ensure that the LVDS Controller is locked and tracking check the status of the following bits RCVR Lock Register 0x21 bit 0 This should be high if the controller is locked TRK_ON Register 0x21 bit 3 This should be high if the controller is tracking ...

Reviews: