background image

Quick Start Guide 

AD9739-R2-EBZ

 

Rev. A | Page 2 of 8 

GETTING STARTED 

This quick-start will setup a single-tone output from the AD9739 to provide a brief introduction to the part, as well as a basic 
functionality test. To begin, open the AD9739 SPI application (Start > Programs > Analog Devices > AD9739-R2-EBZ > AD9739 SPI). 
Connect a +5Vdc power supply to J17, and connect a 2GHz, 0dBm clock to J3. 

 

Enable Mu Controller 

In order to optimize and lock the Mu Controller, it is only necessary to have the DAC clock running (no data  needs to  be presented). 
Click the MU_ENA button in the MU Controller section of the SPI application, as shown in Figure 2. Then run the SPI application by 
clicking on the Run button (

 ) in the upper left of the screen. 

 

Figure 2 

Load Pattern from the DPG2 

Open DPGDownloader (Start > Programs > Analog Devices > DPG > DPGDownloader). Ensure that “AD9739” is selected in the 

Evaluation Board

 drop-down list. For this evaluation board, “LVDS” is the only valid 

Port Configuration

, and will be selected 

automatically. The 

Data Clock Frequency

 display should read approximately 500MHz. 

 

Figure 3 

Click on 

Add Generated Waveform

, and then 

Single Tone

, as shown in Figure 3. A Single Tone panel will be added to the vector list. Start 

by entering the Clock Frequency (2GHz in this case). You can enter 2G in the box. Next, enter 180MHz (180M) as the desired frequency 
of the tone. The DAC Resolution should be set at 14 bits.  

 

Figure 4 

 

 

Summary of Contents for AD9739-R2-EBZ

Page 1: ...SPI application HARDWARE SETUP To operate the board a power supply capable of 5vdc 2A should be connected to J17 A spectrum analyzer or an oscilloscope to view the DAC output should be connected to J1 The diagram in Figure 1 shows the location of each connection A low jitter 0 5psec RMS sine or square wave clock source should be connected to J3 The DC level of the clock is unimportant since the cl...

Page 2: ...pplication as shown in Figure 2 Then run the SPI application by clicking on the Run button in the upper left of the screen Figure 2 Load Pattern from the DPG2 Open DPGDownloader Start Programs Analog Devices DPG DPGDownloader Ensure that AD9739 is selected in the Evaluation Board drop down list For this evaluation board LVDS is the only valid Port Configuration and will be selected automatically T...

Page 3: ...A buttons Click the Run button Once the run is complete the RCVR LCK and RCVR TRX ON indicators should be green as shown in Figure 6 Another way to verify that the controller is in the correct spot and not on the edge is to check the status of the four status bits which sample the rising edge of the DCI at four different phases DCI PHS1 should always be high and DCI PHS3 should always be low The o...

Page 4: ...Quick Start Guide AD9739 R2 EBZ Rev A Page 4 of 8 Result The result of this setup should be as shown in Figure 8 Note the RF Attenuation of 20dB to accurately measure harmonics Figure 8 ...

Page 5: ... application again Controller Clock Controls and Analog FS controls The Controller Clock controls enable the Mu Controller and LVDS controllers For normal operation both of these should be enabled The Clock GEN PD switch powers down the clocking structure and should be left disabled for normal use The DAC current ouput has an adjustable full scale value The FSC Set option allows for this adjustmen...

Page 6: ...ing 0x11 Invalid Search GB sets a GB from the beginning and end of the Mu Delay line in which the Mu controller will not enter into unless it does not find a valid phase outside the GB Register 0x29 bits 0 4 Optimal value is Decimal 11 Tolerance Sets the Tolerance of the phase search Register 0x29 bit 7 0 Not Exact Can find a phase within 2 phases of the desired phase 1 Exact Finds the exact phase...

Page 7: ...ollowing bits are utilized Mu Controller Enable Register 0x26 Bit 0 Set to 0 to disable the controller MU_DEL_Manual Register 0x28 bits 0 7 and 0x27 bits 7 8 Total of 9 bits the maximum Mu delay value is d432 or x1B0 LVDS Receiver Controls Figure 14 RCV_LOOP On Register 0x10 bit 1 set to 1 RCV_ENA On Register 0x10 bit 0 set to 1 LCKTHR 2 Register 0x15 bits 0 4 RVCR_GAIN 1 Register 0x11 bit 0 set t...

Page 8: ...ks are the property of their respective owners D00000 0 1 07 To ensure that the LVDS Controller is locked and tracking check the status of the following bits RCVR Lock Register 0x21 bit 0 This should be high if the controller is locked TRK_ON Register 0x21 bit 3 This should be high if the controller is tracking ...

Reviews: