
96-8005549_3-18-21
Information subject to change
15
8508 OPERATOR’S MANUAL – SECTION 5
5
Advanced Configuration
8500 series amplifiers were designed to offer ex-
ceptional versatility in operation. You can choose
from a range of field-configurable options, includ-
ing:
•
Enable the unbalanced or balanced signal input
connections, or use both inputs.
•
Select DC-coupled or AC-coupled operation.
• Enable DC Servo to ensure DC offset remains
at zero and safely drive coils and transformers.
•
Select Controlled-Current or Controlled-Voltage
modes of operation.
•
Select an alternate compensation network for
Controlled Current operation designed for loads
from 1 mH to 5 mH.
•
Install a custom compensation network for
Controlled Current operation.
•
Limit current output via programmable current
limits.
•
Adjust the amplifier gain from 0.16 to 40 in
increments of 0.16.
•
Select and enable a synthetic impedance from
0.125 ohms to 0.875 ohms.
5.1
DIP Switch Configurations
The 8500 series amplifier provides 24 DIP switch-
es located on the back panel of the Master ampli-
fier module.Most configuration settings can be
made using these DIP switches. See
Figure 5.1
for DIP switch settings and descriptions.
To locate the Master amplifier module, disconnect
the amplifier from the AC source, and then open
8500 Series Default DIP Switch Settings,
Master Amplifier Module
Red = Default
DIP SWITCH SETTINGS
UP
DOWN
1 UNBALANCED INPUT
ON
OFF
2 BALANCED INPUT
ON
OFF
3 DC SERVO
ON
OFF
4 OPERATION MODE
CV
CC
5 COMPENSATION NETWORK 2
ON
OFF
6 COMPENSATION NETWORK 1
ON
OFF
7 CONTROL CONFIGURATION
MASTER
FOLLOWER
8 COUPLING
DC
AC
9 GAIN BIT 8 (MSB)
20
OFF
10 GAIN BIT 7
10
OFF
11 GAIN BIT 6
5
OFF
12 GAIN BIT 5
2.5
OFF
13 GAIN BIT 4
1.25
OFF
14 GAIN BIT 3
0.63
OFF
15 GAIN BIT 2
0.31
OFF
16 GAIN BIT 1 (LSB)
0.16
OFF
17 ELECTRONIC GAIN MATCHING
ON
OFF
18 SYNTHETIC IMPEDANCE BIT 3 (MSB)
0.5
Ω
OFF
19 SYNTHETIC IMPEDANCE BIT 2
0.25
Ω
OFF
20 SYNTHETIC IMPEDANCE BIT 1 (LSB)
0.125
Ω
OFF
21 CURRENT LIMIT BIT 4 (MSB)
+80A
OFF
22 CURRENT LIMIT BIT 3
+40A
OFF
23 CURRENT LIMIT BIT 2
+20A
OFF
24 CURRENT LIMIT BIT 1 (LSB)
+10A
0FF
1 2 3 4 5 6 7 8
ALL OFF = 0
ALL UP = 40
NOTE: ALL BIT SWITCHES ARE ADDITIVE. UP = ON.
ALL OFF = 10A
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
DO NOT CHANGE
Figure 5.1 – DIP Switch Settings and Descriptions
Summary of Contents for 8500 Series
Page 2: ......