INDUSTRIAL I/O PACK SERIES
AVME9675A
VME64x bus 6U CARRIER BOARD
Acromag, Inc. Tel: 248-295-0310
- 28 -
http://www.acromag.com
- 28 -
https://www.acromag.com
(Read)
pending interrupt status, even if the Global Interrupt Enable bit is set to "0".
Reset condition: Set to "0".
3.3 Interrupt Level Register (Read/Write, Base + C3H)
The carrier board passes interrupt requests from the IP modules to the
VME64x bus. It does not originate interrupt requests. The Interrupt Level
Register allows the user to control the mapping of IP interrupt requests to
the desired VME64x bus interrupt level. Note that the “Global Interrupt
Enable” bit in the Carrier Bo
ard Status Register must be set for interrupts to
be enabled from the carrier board. Also, the specific IP interrupt request
must be enabled via its corresponding bit in the Interrupt Enable Register,
described subsequently.
MSB
D7
D6
D5
D4
D3
D2
D1
LSB
D0
Not
Used
Not
Used
Not
Used
Not
Used
Not
Used
IL2
IL1
IL0
Where:
Bits 7,6,5,4,3
Not used - equal "0" if read
Bits 2,1,0
IL2-IL0 (Read/Write)
These bits control the VME64x bus interrupt request level associated with IP
interrupt requests as illustrated in the following table.
Reset Condition: Set to "0", no interrupt request.
VME64x bus Interrupt Level
IL2
IL1
IL0
None
0
0
0
1
0
0
1
2
0
1
0
3
0
1
1
4
1
0
0
5
1
0
1
6
1
1
0
7
1
1
1