Table of Contents
Intr
n
c
tc
ti
n
n
Intr
n
c
tc
ti
n
n
Intr
n
c
tc
ti
n
n
Intr
n
c
tc
ti
n
n
Intr
n
c
tc
ti
n
n
1. M
n
thdra
na
rc Dd
rc
rioti
n
n
1. M
n
thdra
na
rc Dd
rc
rioti
n
n
1. M
n
thdra
na
rc Dd
rc
rioti
n
n
1. M
n
thdra
na
rc Dd
rc
rioti
n
n
1. M
n
thdra
na
rc Dd
rc
rioti
n
n
1.1 Fd
a
t
t
rd
r
1.1.1 H
a
rcw
a
rd
1-
1
1.1.
1
S
n
etw
a
rd
1-4
1.1.3 Att
ac
hmdnt
r
1-4
1.
1
M
n
thdra
na
rc In
r
t
a
ll
a
ti
n
n
1.
1
.1 M
n
thdra
na
rc M
a
o
1-5
1.
1
.
1
M
n
thdra
na
rc L
a
y
nt
t
1-6
1.3 M
n
thdra
na
rc C
n
nnd
c
t
n
r
r
1.3.1 Fr
n
nt P
a
ndl C
n
nnd
c
t
n
r(PANEL1
(
1-8
1.3.
1
Fl
n
ooy Di
r
k C
n
nnd
c
t
n
r(FDD1
(
1-9
1.3.3 H
a
rc Di
r
k C
n
nnd
c
t
n
r
r
(IDE1
.
IDE
1(
1-9
1.3.4 ATW
1
/-oin P
n
wdr C
n
nnd
c
t
n
r
r
(P
W
1
.
P
W1(
1-1/
1.3.5 Iner
a
rdc C
n
nnd
c
t
n
r(IR
(
1-1/
1.4 B
ac
k P
a
ndl C
n
nnd
c
t
n
r
r
1.4.1 PS
.1
M
ntr
d
.
Kdya
na
rc C
N
NN.
1-11
1.4.
1
USB C
n
nnd
c
t
n
r
r
(USB1
.
USB
1(
1-11
1.5 Sdri
a
l
a
nc P
a
r
a
lldl Intdre
ac
d o
n
rt
r
1-1
1
1.6 CPU In
r
t
a
ll
a
ti
n
n
1.6.1 CPU In
r
t
a
ll
a
ti
n
n Pr
n
c
tc
t(S
nc
kdt 3
6
/
(
1-14
1.6.
1
CPU Cl
nc
k Sdld
c
ti
n
n(JCK1~JCK4,JC1,JC3
(
1-15
1.
6
J
t
modr Sdtting
1.
6
.1 CPU F
a
n C
n
nnd
c
t
n
r
r
(FAN1
.1(
1-16
1.
6
.
1
Wa
kd-
N
n-LAN Hd
a
cdr(
WN
L1
(
1-1
6
1.
6
.3 AMR Sdt F
t
n
c
ti
n
n(J1
(
1-1
6
1.
6
.4 CM
N
S F
t
n
c
ti
n
n Sdld
c
ti
n
n(JBAT1
(
1-1
6
1.
6
.5 CPU Tyod Sdld
c
t(JC1~JC
1
,JC4~JC5
(
1-18
1.8 DRAM In
r
t
a
ll
a
ti
n
n
1.8.1 DIMM
1-19
1.8.
1
H
n
w t
n
in
r
t
a
ll
a
DIMM M
n
c
t
ld
1-19
ii