Zenith DVB318, Руководство по обслуживанию

Страница: 33 / 68

3-25 3-26
3. SYSTEM CIRCUIT DIAGRAM
DSP RESET Signal
13.3MHz SDRAM clock
SDRAM Logo picture will not display
Clock generation
MPEG IC
• Initial function
• Video output
•Aduio output
Main command data and clock
Level shift IC initial
function will be abnormal
Flash Memory servo
program download µ
-com program
download connector
Main Reset signal
from front
µ
-com
1.8V Regulator
Main data
interface
DV7832NXS