YORKVILLE Elite EF15P, Руководство по обслуживанию

Страница: 38 / 61

1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
K K
J J
I I
H H
G G
F F
E E
D D
C C
B B
A A
ADC/DSP
Section:
Product(s):
DSP.SCHDOC
M1802 4 11 Sheet Of PCB#: Rev#:
Modified:
V01
File: 2020-03-17
EF10P-EF12P-EF15P
EML Rev#: 01
Tmp Rev:
V031
3
N
3
0805
2
5
V
C16
MMBT5401
7837
SOT-23
Q1
+1V8 SUPPLY
ADAU1401
8318
LQFP-48
R
E
S
E
T
B
5
S
E
LF
B
O
O
T
6
A
D
D
R
0
7
C
LA
T
C
H
/W
P
2
1
S
D
A
/C
O
U
T
2
2
M
P
0
1
1
M
P
4
8
M
P
9
2
6
M
P
3
2
8
M
P
8
2
7
M
P
6
1
5
M
P
7
1
4
M
P
11
1
9
PVDD
3
4
D
V
D
D
1
3
V
D
R
IV
E
1
7
D
G
N
D
1
2
IO
V
D
D
1
8
A
V
D
D
3
6
A
G
N
D
4
2
A
G
N
D
3
7
M
O
D
E
1
3
9
M
O
D
E
0
3
8
P
LL
_L
F
3
5
M
C
L
K
I
3
2
RSVD
30
ADC_RES
3
ADC1
2
ADC0
4
VOUT3
43
VOUT1
45
FILTD
41
A
D
D
R
1
/
C
D
A
T
A
/W
B
2
0
FILTA
47
S
C
L/
C
C
LK
2
3
M
P
1
1
0
M
P
5
9
M
P
2
2
9
M
P
1
0
1
6
VOUT0
46
VOUT2
44
CM
40
D
V
D
D
2
4
A
G
N
D
1
D
G
N
D
2
5
A
V
D
D
4
8
P
G
N
D
3
3
O
S
C
O
3
1
1.8V Reg
Reset/
Mode
Select
8-Bit
Aux
ADC
PLL
28/56-BIT, 50 MHz
AUDIO PROCESSOR CORE
40 ms DELAY MEMORY
CLK
OSC
8-CH
Digital
Input 8-CH
Digital
Output
Input/Output Matrix
GPIO
Control
Interface
and
Selfboot
U2
+3V3_DSP
+3V3_DSP
+3V3_DSP
+3V3_DSP
DGND
DGND
DGND
DGND
DGND
1K02
W125
0805
R3
W
1
0
0
475R0
0805
R2
0805
1
0
V
1
0
U
C7
0805
1
0
V
1
0
U
C20
0805
1
0
V
1
0
U
C11
0805
1
0
V
1
0
U
C14
0805
1
0
V
1
0
U
C23
W
1
2
5
17K8
0805
R9
DGND
/RESET_DSP
MCLK
DAC_LRCLK
DAC_BCLK
DAC_DATA
SPI_MOSI
SPI_MISO
SPI_CLK
SS_DSP
1
0
0
N
0603
1
6
V
C13
1
0
0
N
0603
1
6
V
C12
1
0
0
N
0603
1
6
V
C24
1
0
0
N
0603
1
6
V
C19
1
0
0
N
0603
1
6
V
C10
1
0
0
N
0603
1
6
V
C9
1
0
0
N
0603
1
6
V
C8
1
0
0
N
0603
1
6
V
C6
1
0
0
N
0603
1
6
V
C15
10
1
W3:1
10
2
W3:2
10
3
W3:3
10
4
W3:4
10
5
W3:5
10
6
W3:6
10
7
W3:7
10
8
W3:8
10
9
W3:9
10
10
W3:10
USBi header
DGND
+3V3
W125
47R
0805
R11
W125
47R
0805
R13
W125
47R
0805
R14
W
1
2
5
47R
0805
R12
F0805
600R
L2
OSCILLATOR
12.288
7894
OUT
3
E/D
1
G
N
D
2
V
d
d
4
Q2
DGND
W100
100R
0805
R5
2
2
0
N
1206
5
0
V
C17
+3V3
F0805
600R
L3
0805
1
0
V
1
0
U
C18
W
1
2
5
64K9
0805
R124
W
1
2
5
3K92
0805
R125
D1005
CDSF4148
D41
D1005
CDSF4148
D42
+3V3_DSP
DGND
W
1
2
5
64K9
0805
R126
W
1
2
5
3K92
0805
R127
D1005
CDSF4148
D43
D1005
CDSF4148
D44
+3V3_DSP
DGND
W
1
2
5
64K9
0805
R18
W
1
2
5
3K92
0805
R66
D1005
CDSF4148
D39
D1005
CDSF4148
D40
+3V3_DSP
DGND
0805
5
0
V
4
7
P
C127
0805
5
0
V
4
7
P
C128
0805
5
0
V
4
7
P
C129
+88V~
~
HORN+~
LimitSig
N
e
tQ
1
_
1
DGND
SPI_CLK
SPI_MISO
/RESET_DSP
A
D
O
U
T
+88VSense
2
3
5
6
1
4
_W7
Input PCB
2
3
5
6
1
4
_W7_
Power Supply PCB
+24vIN
WOOF_CLK
DGND
_S
HORN+_S
+HiV_S
Insert only on prototypes.