Yamaha RX-V3900, Руководство по обслуживанию

Страница: 105 / 226

A B C D E F G H I J
1
2
3
4
5
6
7
RX-V3900/DSP-AX3900
105
CVBS
INPUT
SELECTOR
IC211
Y INPUT
SELECTOR
IC213
C INPUT
SELECTOR
IC215
CVBS
REC/ZONE
SELECTOR
IC212
Y
REC/ZONE
SELECTOR
IC214
C
REC/ZONE
SELECTOR
IC216
DVD
(BD/HD DVD)
DTV
(DVD)
CBL/SAT
(DTV/CBL)
VCR1
(DVR)
C
Y
V
C
Y
V
VCR1
(DVR)
DVR/VCR2
(VCR)
0dB
Y
Pb/Cb
Pr/Cr
DVD
(BD/HD DVD)
Y
Pb/Cb
Pr/Cr
DVD
(BD/HD DVD)
L1/L2/L3
Y
Pb/Cb
Pr/Cr
DTV
(DVD)
Y
Pb/Cb
Pr/Cr
CBL/SAT
(DTV/CBL)
Y
Pb/Cb
Pr/Cr
L1/L2/L3
Y
Pb/Cb
Pr/Cr
L1/L2/L3
DTV
(DVD)
CBL/SAT
(DTV/CBL)
0dB
Signal
Detect
IC223
Video Encoder
D/A
ADV7342
IC702
C Y
MONITOR OUT Y
V
C
6dB
6dB
6dB
MUTE
IC219
IC221
MONITOR OUT
(ZONE4 OUT)
Pb
Y
Pr
6dB
6dB
6dB
POWERSAVE /VMT
Y,Pb,Pr
V
Y
C
V
Y
C
CONV
SVDET
IC220
SOURCE/REC
SELECTOR
IC217
LINE
SELECTOR
IC204,205
INPUT
LINE SELECTOR (4052)
DVD
CABLE/SAT
CMP0
L
L
D-TV
INHIBIT
H
H
CMP1
L
H
L
H
6dB
6dB
6dB
MUTE
6dB
6dB
6dB
MUTE
IC218
Frequency
Counter
IC202
CMP0,CMP1
L1~3
LA7104
NJM2581
IC203
4053
4052
4053
4051
4051
4051
4051
4051
4051
LA73050
TC74VHC04
TA1318
DAC 4
DAC 5
DAC 6
INPUT & LINE 0dB SELECTOR
NJW1321
IC201
PORT3
PORT0~2
A
U
X0~2
Y OUT1
Pb OUT1
Pr OUT1
Y OUT2
Pb OUT2 Pr
O
U
T
2
Pr IN1~3
Y IN1~3
Pb IN1~3
Y I
N4
Pr
I
N
4
Pb IN4
AUX3
IC700
LA73053
DAC 1
DAC 2
DAC 3
CB201 CB701
/MTMON
/VMT
/MTMON
/VMT
/MTVR2
/VMT
/MTVR1
SCL
S[7-0]
CLKIN_A
CLKIN_B
/P_HSYNC
/P_VSYNC
/S_HSYNC
/S_VSYNC
C[7-0]
Y[7-0]
SDA
ADY
ADPb
ADPr
ADV
ADC
ADLuma
Y
Pb/Cb
Pr/Cr
Y
Pb/Cb
Pr/Cr
L1/L2/L3
DVR/VCR2
(VCR)
Analog Bypass
HDMI SW
SiI9185A
IC726
HDMI SW
SiI9185A
IC728
AT
T
ADV
ADLuma
ADC
ADY
ADPr
ADPb
LPF
LPF
LPF
IC209
NJM2566A
0V
2.2V
16:9 5V
4:3
(Letter Box)
4:3
L1
480
720
0V
2.2V
1080 5V
L2
I
-
P
L3
16:9
4:3
(Letter Box)
4:3
IN1
IN2 IN3 IN4
OUT2
Y
V
C
iPod
C
Y
V
C
Y
V
C
Y
V
C
Y
V
C
Y
V
C
Y
V
V-AUX
RECOUT
OSD IC
LC7478
2
IC224
SDTN SCKN
/OS
DCE
Q2642
-6dB
Q2631
~2634
Clamp
6dB
/OSDINMUTE
VS
Y
Q2634
0dB
V
IC226
LA7106
V
6dB
6dB
6dB
MUTE
SOURCE/REC
CVBS & YC SOURCE/RECOUT SELECTOR
(4053)
INPUT(SOURCE)
RECOUT
R/Z
L
H
X 0 ,Y 0 ,Z 0
X
1
,Y
1
,Z
1
VIA/VRA VIB/VRB VIC/VRC INPUT
iPod
DVD
V-AUX
VCR2/DVR
CABLE/SAT
VCR1
D-TV
INHIBIT
L L
H
L
L
L
L
H
H
H
H
L
L
L
L
L
L
H
H
H
H
H
H
H
CVBS & YC INPUT/RECOUT SELECTOR (4051)
SDAL
SCLL
SDAL
SCLL
SC
L
SDA
/VMT
/MTZ2
/VMT
/MTZ2
LC709004A
IC222
SDTV
SCKV
VIA
VIB
VIC
VRA
VRC
VRC
/MTV
R1
/MTV
R2
CM
P0
CM
P1
R/Z
CO
NV
CSS
VY
SEL
CMPS
EL
IPS
EL
/OS
D
IN
MUTE
Q2601
CB202 CB700
DAY
DAPr
DAPb
DAV
DAC
DALuma
0dB
LPFCTL
/VMT
CB209
W2002
CB203
/ICEX
6dB
6dB
6dB
LPF
LPF
LPF
6dB
6dB
6dB
HDMI
DUAL Receiver
Sil9135
IC727
HDMI
Transmitter
Sil9134
IC729
HDMI
Transmitter
Sil9134
IC732
OUT1
A/D
Video Decoder
ADV7800
IC701
GUI Processor
YGV619
IC714
64Mbit
SDRAM
IC715
FF
IC717
IC716
Video Processor
ABT2010
IC751
256Mbit x16
DDR2 SDRAM
IC752
256Mbit x16
DDR2 SDRAM
IC753
FPGA
EP2C8F256CBN
IC737
64Mbit
SDRAM
IC740
Relay
RY700
CEC1 CEC2
Driver
IC731
CEC_RY1
CEC_RY2
CEC
CEC Microprocessor
MN103SFD7GYAB
IC100
HTX2_N_RST
HDMI_SCL
HDMI_SDA
HTX1_N_RST
HDMI_SCL
HDMI_SDA
12 12 12 5 12 12 12 4 10 10 4
10
10
4
10 10 4
10
10
4
8
8
4
8
8
3
10 10 4
4
12
12
12
12 12 12 4 12 12 12 4 12 12 12 4
8 8 4
8 8 3
DV_SCL
DV_SDA
ABT_30MHz
VDEC_FPGA_N_OE
IC704,705,707
AIN1
AIN2
AIN3
SOY
XTAL
AIN11
AIN12
AIN10
/RESET /INT
28.636363MHz
XL700
DV_SDA
DV_SCL
SDA
SCLK
VDEC_N_RST
P[29-20]
P[19-10]
LLC
HS-OUT
VS-OUT
FLD-DE
YGV_27MHz
YGV_N_RST
LPF
6dB
LPF 6dB
LPF
6dB
LPF 6dB
LPF
6dB
LPF
6dB
DV_SCL
DV_SDA
DAY
DAPr
DAPb
DAV
DAC
DALuma
0 0
1
HEQ_N_RST HEQ_SDA
HEQ_SCL
HEQ_N_RST
HEQ_SDA
HEQ_SCL
1
2
RESERVED
0 1
HRX_27MHz
HDMI_SDA
HDMI_SCL
HRX_N_RST
30MHz
HRX_27MHz
FPGA_27MHz
XL702
27MHz
XL701
FPGA_30MHz
FPGA_SCK
FPGA_MOSI
FPGA_MISO
FPGA_N_CS
FPGA_N_CFG
FPGA_CDONE
FPGA_N_STA
CCPU_SDA
CCPU_SCL
CCPU_N_RST
CCPU_N_INT
CCPU_CEC_D
VDEC_N_INT
VNP2_N_CS2
VNP2_N_CS3
VNP2_N_WR0
VNP2_N_WR1
VNP2_N_RD
SA[22-0]
SD[15-0]
(J model)
VIPC_N_RST
HEQ1_N_INT HEQ0_N_INT
HRX_N_INT
Power IC
IC730
Power IC
IC733
HTX2_N_PWEN HTX1_N_PWEN
+5VPower +5VPower
HTX2_N_INT HTX1_N_INT
NPGA
MB87L8760
IC114
CEC_RY1
CEC_RY2
HTX2_N_RST
HTX1_N_RST
VDEC_FPGA_N_OE
VDEC_N_RST
YGV_N_RST
DV_SCL
DV_SDA
HEQ_N_RST
HEQ_SDA
HEQ_SCL
HRX_N_RST
FPGA_SCK
FPGA_MOSI
FPGA_MISO
FPGA_N_CS
FPGA_N_CFG
FPGA_CDONE
FPGA_N_STA
CXB1442_CE
VDEC_N_INT
VIPC_N_RST
HEQ1_N_INT
HEQ0_N_INT
HRX_N_INT
HTX2_N_INT
HTX1_N_INT
SVDET
/MTMON (MON_N_VMT)
/MTZ2 (Z2_N_VMT)
SDTV (IOEX_MOSI)
SCKV (IOEX_N_SCK)
CSS (IOEX_N_CS)
LPFCTL (LPF_HD)
/ICEX (IOEX_N_RST)
to A-VIDEO
SDTN (OSD_MOSI)
SCKN (OSD_N_SCK)
/OSDCE (OSD_N_CS)
HDMI_SDA
HDMI_SCL
VNP2_N_CS2
VNP2_N_CS3
VNP2_N_WR0
VNP2_N_WR1
VNP2_N_RD
SA[22-0]
SD[15-0] HTX2_N_PWEN
HTX1_N_PWEN
VNP2
YTD446
IC105
to A-VIDEO
/VMT
VSY
CCPU_SDA
CCPU_SCL
CCPU_N_RST
CCPU_N_INT
CCPU_CEC_D
MAIN
MICROPROCESSOR
M3087
IC402
to A-VIDEO
ZONE2 OUT
SDAL
SCLL
DV_SDA
FET
FET
DV_SCL
to A-VIDEO
to D-VIDEO
(J model)
C
O
MPON
EN
T VIDEO /
D5
VIDEO
S VIDEO
/
VIDEO
HDMI
(J model)
DCKIN
D[15-0]
/CSREG
/RESET
/VSIN
/HSIN
GCKIN
DRI[3-0]
DGI[5-2]
DGI[1-0]
DBO[5-0]
DGO[1-0]
DGO[5-2]
DRO[3-0]
GCKOUT
/HSYNC
AT0
/VSYNC
DBI[5-0]
/CSMEM
/WR0
/WR1
/RD
A[23-1]
YGV_27MHz
YGV_OUT_Y[7-0]
YGV_OUT_C[7-0]
CLK5 CLK0
nSTATUS
nCONFIG
FPGA_N_CS
FPGA_MISO
FPGA_MOSI
FPGA_SCK
(DATA0)
(DCLK)
CONF_DONE
YGV_OUT_CLK_F
YGV_OUT_N_VS
YGV_OUT_N_HS
YGV_OUT_DE
HRX_D[35-24]
HRX_D[23-12]
HRX_D[11-0]
HRX_DE
HRX_N_HS
HRX_N_VS
HRX_CLK
VIPC_OUT_Y[9-0]
VIPC_OUT_C[9-0]
VIPC_OUT_CLK_F
VIPC_OUT_H_VS
VIPC_OUT_N_HS
VIPC_OUT_DE ABT_30MHz HTX_D[35-24] HTX_D[11-0]HTX_CLK, HTX_CLK2
HTX_NB_VS
HTX_NB_HS
HTX_DE HTX_D[23-12]
RESET#
XTALIN
CSCL
CSDA
RESET
INT
LSDA
LSCL
INT
RESET#
LSDA
P74,P75
PB2
RESET
INT
IDCK
VSYNC
HSYNC
DE
D[11-0] D[23-12] D[35-24]
ODCK
VSYNC
VINY[9-0]
VINCR[9-0]
INPUTVCLK
INPUTHSN
INPUTVSN
INPUTDE
RESETN
VOUTY[11-2] VOUTCR[11-2]
VOUTCLK0
SCL
SDA
SYSCLK
VOUTHS
VOUTVS
VOUTDE
HSYNC
DE
D[11-0] D[23-12] D[35-24]
PB3
P76 NRST
LSCL
CSDA
CSCL
INT
FUNCTION
• See page 148-151
→
SCHEMATIC DIAGRAM
D-VIDEO
• See page 157-166
→
SCHEMATIC DIAGRAM
A-VIDEO
• See page 155, 156
→
SCHEMATIC DIAGRAM
OPERATION
• See page 152
→
SCHEMATIC DIAGRAM
DSP
• See page 145-147
→
SCHEMATIC DIAGRAM
VIDEO SECTION BLOCK DIAGRAM