Pin
Function Name
TYPE
PULL
Detail of Function
No.
(1)
(2)
160 AHCLKX1/EPWM0B/GP3[14]
I/O
IPD
eHRPWM0 B output
I/O
IPD
McASP1 transmit master clock
161 CVDD (Core supply)
PWR
1.2-V core supply voltage pins
162 ACLKX1/EPWM0A/GP3[15]
I/O
IPD
eHRPWM0 A output
I/O
IPD
McASP1transmit bit clock
163 AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10]
I/O
IPD
Sync input to eHRPWM0 module or sync output to external PWM
I/O
IPD
McASP1 transmit frame sync
164 DVDD (I/O supply)
PWR
3.3-V I/O supply voltage pins
165 ACLKR1/ECAP2/APWM2/GP4[12]
I/O
IPD
enhanced capture 2/input or auxiliary PWM 2 output
I/O
IPD
McASP1 receive bit clock
166 AFSR1/GP4[13]
I/O
IPD
McASP1 receive frame sync
167 CVDD (Core supply)
PWR
1.2-V core supply voltage pins
168 AXR1[8]/EPWM1A/GP4[8]
I/O
IPD
eHRPWM1 A (with high-resolution)
I/O
IPD
McASP1 serial data
169 AXR1[7]/EPWM1B/GP4[7]
I/O
IPD
eHRPWM1 B
I/O
IPD
McASP1 serial data
170 AXR1[6]/EPWM2A/GP4[6]
I/O
IPD
eHRPWM2 A (with high-resolution)
I/O
IPD
McASP1 serial data
171 AXR1[5]/EPWM2B/GP4[5]
I/O
IPD
eHRPWM2 B
I/O
IPD
McASP1 serial data
172 DVDD (I/O supply)
PWR
3.3-V I/O supply voltage pins
173 AXR1[4]/EQEP1B/GP4[4]
I
IPD
eQEP1B quadrature input
I/O
IPD
McASP1 serial data
174 AXR1[3]/EQEP1A/GP4[3]
I
IPD
eQEP1A quadrature input
I/O
IPD
McASP1 serial data
175 AXR1[2]/GP4[2]
I/O
IPD
McASP1 serial data
176 AXR1[1]/GP4[1]
I/O
IPD
McASP1 serial data
(1)
I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted
in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports
high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus
output), the table reflects the pin function direction for that particular peripheral.
(2)
IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3)
122, 123 pin: As these signals are internally pulled down while the device is in reset, it is necessary to externally pull them high with resistors if UART1
boot mode is used.
(4)
134 pin:
Core power supply LDO output for USB PHY. This pin must be connected via a 0.22-mF capacitor to VSS. When the USB peripheral is not
used, the USB_VDDA12 signal should still be connected via a 1-mF capacitor to VSS.
(5)
157 pin:
GP7[14] is initially configured as a reserved function after reset and will not be in a predictable state. This signal will only be stable after
the GPIO configuration for this pin has been completed. Users should carefully consider the system implications of this pin being in an
unknown state after reset.
79
RX-V675/HTR-6066/RX-A730/TSR-6750
RX-V675/HTR-6066/
RX-A730/TSR-6750
Содержание HTR-6066
Страница 126: ...MEMO MEMO RX V675 HTR 6066 RX A730 TSR 6750 126 ...
Страница 167: ...167 RX V675 HTR 6066 RX A730 TSR 6750 RX V675 HTR 6066 RX A730 TSR 6750 ADVANCED SETUP ...
Страница 168: ...168 RX V675 HTR 6066 RX A730 TSR 6750 RX V675 HTR 6066 RX A730 TSR 6750 ...
Страница 181: ...181 RX V675 HTR 6066 RX A730 TSR 6750 RX V675 HTR 6066 RX A730 TSR 6750 MEMO ...
Страница 182: ...RX V675 HTR 6066 RX A730 TSR 6750 ...