Yamaha GX-700, Руководство по обслуживанию

Страница: 53 / 93

A B C D E F G H
1
2
3
4
5
6
I J K L M N
7
8
9
10
GX-700/GX-700VCD
■
SCHEMATIC DIAGRAM (GX-700 CD)
* All voltage are measured with a 10M
Ω
/V DC electric volt meter.
* Components having special characteristics are marked
Z
and
must be replaced with parts having specifications equal to those
originally installed.
* Schematic diagram is subject to change without notice.
Point q (Pin59 of IC5)
V : 5V/div H : 50 nsec/div
DC range 1 : 1 probe
Point
w
(Pin39 of IC11)
V : 2V/div H : 50 nsec/div
DC range 1 : 1 probe
IC2 : AN8803SB
Digital Servo Head Amp
36 PDAC
EQ
+
35 PDBD
+
31 PDFR
34
PDF
+
32 PDER
33 PDE
+
+
+
VCBA
+ +
VCBA
29
F
.BAL
7
RF OUT
6
RF–
+
27
FEOUT
28
FE–
+
VCBA
+
VCBA
+
+
30
TBAL
+
24
CR
OSS
+
25
TEOUT
26
TE–
8
RF IN
RF
DETECT
9
C.
AG
C
AGC
10
ARF
17
RF DET
ENV DETECT
11
C
.ENV
12
C
.EA
19
ENV
BDO
OFTR
13 C.SBDO
14 BDO
15 C.SBRT
16 OFTR
18 GND
5 VCC
+
23
TEBPF
+
22
VDET
+
20 VREF
1
PD
4
LDP
3
LDON
2 LD
21 LD OFF
– +
OUT1
–IN1
–VCC
+VCC
OUT2
1
2
3
4 5
+IN1 –IN2
+IN2
– +
6
7
8
IC10 :
µ
PC4570G2
Dual OP-Amp
IC1 : LA6541D
4 Channel BTL Driver
VCC
MUTE
VIN1
VG1
VO1
VO2
GND
GND
1
2
3
4
5
6
7
8
GND
VO3
VO4
VG2
VIN2
REG OUT
REG IN
9
10
11
12
13
14
15
VCC
VREF
VIN4
VG4
VO8
VO7
GND
GND
30
29
28
27
26
25
24
23
GND
VO6
VO5
VG3
VIN3
CD
RES
22
21
20
19
18
17
16 RESET
+
–
+
–
REGULATOR
LEVEL SHIFT
3
LEVEL SHIFT
2
BTL AMP
3
BTL AMP
2
LEVEL SHIFT
4
11K Ω 11K Ω LEVEL SHIFT
1
BTL AMP
4
VCC
11K
Ω
11K
Ω
BTL AMP
1
IC3, 4 : TA8409S
Full Bridge Motor Driver
9
2 6
7
3
8
5
1
STAND-BY
CIRCUIT
VREF
CIRCUIT
THERMAL
SHUTDOWN
CIRCUIT
VCC VS
VREF
OUT 1
OUT 2
IN 1
IN 2
GND
IC7, 9 : TC74HC125AF
Quad 3 State Bus Buffers
1A
1Y
1C Vcc
4C
1
2
3
4 11 2C
4A
4Y
12
13
14
2A
2Y
3C
3A
5
6
7 GND 3Y 8
9
10
IC13 : TC74HC04AF
Hex Inverters
1A
1Y
2Y
VDD
6A
1
2
3
4 11
2A 6Y
5A
12
13
14
3A
3Y
5Y
4A
5
6
7 VSS 4Y 8
9
10
IC8 : TC74VHC14F
Hex Schmit Trigger Inverters
VDD 14
I6
13
O6
12
I5 11
O5 10
I4 9
O4 8
I1 1
O1 2
I2 3
O2 4
I3 5
O3 6
VSS 7
0V
0V
CD HEAD AMP
SPC & DAC
ACT
MOTOR
DRIVE
MOTOR DRIVE
CD CPU
LPF
MUTING
REGULATOR
REGULATOR
CD(Lch)
2.4
2.4
0
0
1.5 1.2
2.4
2.5 2.5
2.4
2.4 2.4 2.4
2.4 2.4 2.4 2.4 2.4
0.1 3.8
4.9
0
4.9 2.4
2.9
2.5
3.6
1.6
3.8
3.2 3.5 0.6
3.5
0
0
0
3.8
4.4
1.9
0 0.2
0.6
0.2
6.3
6.2
2.4
2.4
2.4
3.0
0
0
0
2.8
2.7
2.4
2.4
6.3
2.5
2.4
2.4
2.7
2.7
0
0
0
3.1
2.4
2.4
2.4
0.8
2.5
6.2
0
0
0
6.2
0.9
1
1.1
0
1.1
4.8
0
0
4.8 1.1
0
1
1.1
1.2 2.7
0
0
6.2
0
0
4.7
0
2.5
1.2
2.5
2.2
4.9
0
0
2.4
2.3
4.9
0
4.9 4.7
2.4
0
2.4 4.9
0 ~
2.4 2.4
4.9 0.6
0
1.2 0.2
0
2.4 2.5 2.5 2.6 2.3 2.4 2.4 2.4 2.4 2.4 2.3 2.4 2.4
4.3
4.9
0
~
4.7
0
0
0
0
4.7
~
2.4
~
0
4.9
~
2.4
2.4
4.8 5.5
8.5 4.9
7.9
7.9
0
1.2
1.8
1.2 1.2 0
0
0
2.7
0
0
0
0
0
6.8
6.8
6.8
6.3 11.1
4.8
0
4.7
4.7
0
0
4.8
4.8 4.8
0
4.8
4.7
~
~
~
~
4.7
0
0
0
0 0
4.8
0 0
4.9
0
~
4.6 4.3
0 0
~ ~
4.8 0 0 4.7 0 0 0 0
0 0
4.8
0
0
0
0
0
0
0
0
4.8
0
0
0
0
0
0
0
0
0
0
4.3
4.7
2.1
2.3
0
0
0
0
0
0
0
0
0
4.8
0
0
0 0 0
0 0 0 0 0 0 0 0 0 0
4.7 4.7 4.7 4.8 4.8
0 0 0 0 0 0 0
0
4.8
0
0
4.8
4.8
4.8
-11.9
-11.9
0
0
0
0
-11.9
0
0
0
-12.0
12.4
0
0
0
q
w
8
3
1
2
6
5
7
4
1
2
5
4
3
6
14
12
13
11
10
9
4
6 5
2
1
8 9
7
3
7
8
14
10 11
66
MAIN(1)
P73
A-2
INPUT(1)
P68
A-9
EFFECT(1)
P72
I-5