Yamaha CRX-E500, Руководство по обслуживанию

Страница: 28 / 47

CDC-E500
CDC-E500
28
IC201 : M30622M8A-XXXFP
Pin Description
Source Circuit
No. Device Name Program Diagram I/O Contents Logic Other
Name Name
1 P96/ANEX1/S
OUT
4 – Open
2 P95/ANEX0/CLK4 SQCK O MN35511 serial I/F clock (SQCK)
3 P94/DA1/TB4
IN
LDRCTL O RF amp gain control 2.5V: Normal L: RW D/A
4 P93/DA0/TB3
IN
GCTL O RF amp gain control H: RW 2.5V: Normal L: Off D/A
5 P92/TB2
IN
/S
OUT
3 – Open
6 P91/TB1
IN
/S
IN
3 pSUBC SUBC I MN35511 serial I/F input (CDTX)
7 P90/TB0
IN
/CLK3 SUBCK2 O MN35511 C (TXCK)
8 BYTE BYTE – Gnd Always low
9 CNV
SS
CNVSS – Gnd Always low
10 P87/X
CIN
11 P86/X
COUT
12
———
RESET /RESET – Reset
13 X
OUT
XOUT – Oscillator (10.0 MHz)
14 V
SS
VSS – Gnd Always low
15 X
IN
XIN Oscillator (10.0 MHz)
16 V
CC
VCC – +5V Always high
17
—–
P85/NMI /NMI –I +5V (with R) Always high (with R)
18
—–
P84/INT2 /CLDCK I MN35511 SUBC pack synchronize
19
—–
P83/INT1 BLKCK I MN35511 sub-code block clock
20
—–
P82/INT0
21
–
P81/TA4
IN
/U pDMUTE DMUTE O MN35511 digital mute
22 P80/TA4
OUT
/U pSTAT STAT I MN35511 states
23 P77/TA3
IN
pFLSW /FLSW I Feed limit SW
24 P76/TA3
OUT
pTLOCK /TLOCK I MN35511 tracking lock
25
—
P75/T2
IN
/W pFLOCK /FLOCK I MN35511 focus lock
26 P74/TA2
OUT
/W pRF_OnOff RF O RF amp standby control H: standby L: ON
27
–
P73/CTS2/RTS2/TA1
IN
/V pMLD MLD O MN35511 chip select H –> L: Data latch
28 P72/CLK2/TA1
OUT
/V
29 P71/R
X
D2/SCL/TA0
IN
/TB5
IN
N-OD
30 P70/T
X
D2/SDA/TA0
OUT
N-OD
31 P67/T
X
D1 DO O FL driver serial I/F output (E2P DI) T
X
D
32 P66/R
X
D1 pE2_DI DI (E2P DO) R
X
D
33 P65/CLK1 CL O FL driver serial I/F clock (CL) SCLK
34
—— —— ——
P64/CTS1/RTS1/CTS0/CLKS1 pFL_CE CE O FL driver chip enable H –> L: Data latch BUSY
35 P63/T
X
D0 pMDATA MDATA O MN35511 serial I/F output (MDATA)
36 P62/R
X
D0 pSENSE SENSE I MN35511 serial I/F input (SENSE)
37 P61/CLK0 MCLK O MN35511 serial I/F clock (MCLK)
38
—— ——
P60/CTS0/RTS0 pMNRST /MNRST O MN35511 system reset H: ON L: Reset
39
——
P57/RDY/CLK
OUT
pFLRST /FLRST O FL driver reset H: ON L: Reset
40 P56/ALE pE2_CE E2_CE O (E2P CS)
41
——–
P55/HOLD FALSH_EPM – Flash ROM Pull down
42
——–
P54/HLDA
43 P53/BCLK
44
––
P52/RD
45
–—— ——
P51/WRH/BHE
46
—— –—
P50/WRL/WR FLASH_CE – Flash ROM Pull up
47
—–
P47/CS3 pTest3 O Test port
48
—–
P46/CS2 pTest2 O Test port
49
—–
P45/CS1 pTest1 O Test port