![Xilinx Spartan-3A DSP FPGA Series Скачать руководство пользователя страница 24](http://html2.mh-extra.com/html/xilinx/spartan-3a-dsp-fpga-series/spartan-3a-dsp-fpga-series_technical-reference-manual_3384553024.webp)
XtremeDSP Spartan-3A DSP Development Board - Technical reference guide - v1.1
24
Switch no.
Function
On position
Off position
1
System ACE configuration When
the System ACE configuration is
enabled, the System ACE
controller (on the
of the
board) configures the FPGA from
the CompactFlash card reader (on
the
of the board) whenever
a CompactFlash card is inserted in
the reader or the
Reset ACE
button
is depressed.
0 (Disabled)
1 (Enabled)
Table 17 Configuration modes
Configuration mode
Configuration source
Mode [2]
Mode [1]
Mode [0]
MASTER SERIAL
CONFIG FROM XCF32P FLASH
0
0
0
MASTER SPI
CONFIG FROM SPI EEPROM
0
0
1
MASTER BPI-UP
NOT SUPPORTED
0
1
0
MASTER BPI-DOWN
NOT SUPPORTED
0
1
1
MASTER SELECTMAP
CONFIG FROM XCF32P FLASH
1
0
0
JTAG
CONFIG FROM SYSTEMACE
1
0
1
SLAVE SELECTMAP
CONFIG FROM XCF32P FLASH
1
1
0
SLAVE SERIAL
CONFIG FROM XCF32P FLASH
1
1
1
34.
CPLD
Xilinx XC2C64A CoolRunner-II. This device is designed for high-performance and low-power applications.
The CPLD is used to configure the XtremeDSP Spartan-3A DSP Development Board and to provide statuses
through the status LEDs (below).
35.
Status LEDs
The status LEDs are driven by the CPLD to provide statuses on the XtremeDSP Spartan-3A DSP
Development Board.
Table 18 Status LED signals
LED
Signal
Description
DS6
DONE
Status of the FPGA DONE signal
DS7
INIT
Satus of the FPGA INIT signal
DS8 BUS_ERROR_2
Not
used
DS9 BUS_ERROR_1
Not
used
Содержание Spartan-3A DSP FPGA Series
Страница 4: ...4 This page was left intentionally blank...
Страница 41: ...Appendix 1 Clock generator programming 41 This page was left intentionally blank...
Страница 42: ......