![Xilinx Spartan-3A DSP FPGA Series Скачать руководство пользователя страница 2](http://html2.mh-extra.com/html/xilinx/spartan-3a-dsp-fpga-series/spartan-3a-dsp-fpga-series_technical-reference-manual_3384553002.webp)
Revision history
Revision
Date
Comments
0.1 June,
2007
Preliminary
version.
0.2
July, 2007
Added appendix 1.
0.3
July, 2007
Updated version for final review.
1.0 August,
2007
•
Updated FMC information
•
Updated support information
•
Adjusted page numbering to meet specifications.
•
FPGA pinout for DDR2 inteface added
•
FPGA pinout for USB/System ACE inteface added
1.1 September,
2007
•
Known issues section added
•
Limitation of DDR2 clock rate to 133 MHz
•
Soft Touch connector not compliant with Agilent probes
•
FMC connector is in violation of some rules of the standard
© Lyrtech Inc. All rights reserved.
No part of this document may be reproduced or used in any form or by any means — graphical, electronic, or
mechanical (which includes photocopying, recording, taping, and information storage/retrieval systems) —
without the express written permission of Lyrtech Inc.
To ensure the accuracy of the information contained herein, particular attention was given to usage in preparing
this document. It corresponds to the product version manufactured prior to the date appearing on the title page.
There may be differences between the document and the product, if the product was modified after the
production of the document.
Lyrtech Inc. reserves itself the right to make changes and improvements to the product described in this
document at any time and without notice.
Version 1.1
First edition, August, 2007
Содержание Spartan-3A DSP FPGA Series
Страница 4: ...4 This page was left intentionally blank...
Страница 41: ...Appendix 1 Clock generator programming 41 This page was left intentionally blank...
Страница 42: ......