Panel Specification
6.3 Power ON/OFF Sequence
To prevent a latch-up or DC operation of the LCD Module, the power on/off
sequence should be as the diagram below.
T1 : V
DD
rising time from 10% to 90%
T2 : The time from V
DD
to valid data at power ON.
T3 : The time from valid data off to V
DD
off at power Off.
T4 : V
DD
off time for Windows restart
T5 : The time from valid data to B/L enable at power ON.
T6 : The time from valid data off to B/L disable at power Off.
The supply voltage of the external system for the Module input should be the same
as the definition of V
DD
.
Apply the lamp voltage within the LCD operation range. When the back light turns on
before the LCD operation or the LCD turns off before the back light turns off,
the display may momentarily show abnormal screen.
In case of V
DD
= off level,
please keep the level of input signals low or keep a high impedance.
T4 should be measured after the Module has been fully discharged between power off
and on period.
Interface signal should not be kept at high impedance when the power is on.
300
T1 10msec
0 T2 50msec
0 T3 50msec
1000msec T4
Back-Light
(Recommended)
500msec T5
100msec T6
Содержание MFC1705S-EN30C
Страница 19: ...Panel Specification 5 Input Terminal Pin Assignment 5 1 1 Input Signal Power Connector UJUELE IN 30 0B 100 ...
Страница 21: ...Panel Specification 5 2 LVDS Interface 5 2 1 Odd Pixel Data 1st pixel data ...
Страница 22: ...Panel Specification 5 2 2 Even Pixel Data 2nd pixel data ...
Страница 40: ......