Vega DSP-223, Техническое руководство

Страница: 32 / 59

3.3UF
C99
2 1
3.3UF
C98
2 1
3.3UF
C97
2 1
3.3UF
C96
2 1
10UF
C103
2
1
10UF C105
2
1
R39
20K
X1
1
RADIOTX
C33
1800PF
C117
0.1UF
C116
0.1UF
C115
0.1UF
C114
0.1UF
C113
0.1UF
LRCLK
47
R146
SCLK
DAC1
MCLK
TP3
RESET
U22
10
9
8
U22
5
6
7
VR6
R139
0
+2.5V
C109 0.1UF
0.1UF C108
+12V
0.1UF
C107
U2
11
12
13
14
SENSE
D15
D14
D13
D12
D11
D[0:23]
D10
D9
D8
RD
VDD
J3
1 2
3
5
7
9
11
13
15
17
19
4
6
8
10
12
14
16
18
20
D5
RESET
INTR
POWERIN
LINERX
10K
R55
+10V
Q3
1
2
3
Q2
3
2
1
+10V
R53
10K
R54
10K
VR2.5
HPTT
J6
1
2
3
4
+10V
VR6
VR6
R44
562
R45
267K
267K
R46
0.1UF
C35
562
R47
10K
R48
C36
1UF
3900PF(OPT)
C38
0.018UF
C39
C40
0.018UF
U4
8
5
7
6
1
2
3
4
D12
1
2
VR6
R14
10K
VDD
VR2.5
U25
7
1
2
4
3
5
8
6
C19
1UF
R23
10K
1UF
C20
+5V
30K
R24
0.01UF
C21 150
R27
C22
0.47UF
R28
562
R29
267K
267K R30
0.1UF
C23
562
R31
C24
0.01UF
10K
R33
R34
10K
C26
1UF
+5V
+5V
0.47UF
C27
0.1UF
C28
0.018UF
C30
C31
0.018UF
F2
F3
C32
0.1UF
F4
F5
W-CS0
R-CS1
R-CS0
D15
D16 D17 D18 D19 D20 D21 D22 D23
D[0:23]
D8
D0
D1
D2
D3
D4
D5
D6
D7
D9
D10
D11
D12
D13
D14
D16
D17
D[0:23]
D20
D19
D18
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
A[0:13]
A13
A12
A4
A0 A1 A2 A3
A[0:13]
A5
A7
A8
A9
A10
A11
A12
A13
A6
D8
D9
D10
D11
D12
D14
D15
D[0:23]
D13
W-CS1
CS3
EECLK
EED0
D3
2 1
D9
3
2 1
F1
2
1
0.1UF
C14
C15
0.1UF
C1
0.1UF
J1
2 1 3
10K
R8
R9
10K
0.1UF
C2
C3
0.1UF
0.1UF
C4
0.1UF
C5
10K
R10 R11
10K
C6
0.1UF
C7
0.1UF
0.1UF
C8
C9
0.1UF
10K
R13
+2.5V
+2.5V
0.1UF
C10
C11
0.1UF
+2.5V
0.1UF
C12
J8 1
3
5
7
9
11
13
2
4
6
8
10
12
14
Y1
3
1
2
4
AT24C16
U19
5
3
2
1 8
7
6
4
U15
2 3
1
C13
0.1UF
10K
R15
R16 10K
R17
10K
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
U21
3
2
1
0.1UF
C16
+5V
D11
2
1
+10V
+10V
Q1
2
1
3
10K
R18
2 1
1K
R19
2 1
U14
1 4
3 2
0
R20
0.1UF
C18
VDD
U6
31
24
22
21
20
19
18
17
15
14
13
26
27
5
6
7
8
9
10
1
30
2
3
29
28
4
25
23
11
12
VDD
VDD
VDD
VDD
U3
8
5
7
6
1
2
3
4
D10
2
1
10K
R43
U2
9
5
3
4
RADIORX
+5V
HNDLINE
RADLINE
R49
10K
R50
10K
POWERIN
MCLK2
EECLK
EED0
FL0
FL1
R6
10K
10K
R4
J9
8
7
6
5
4
3
2
1
VDD
R2
0 0
R1
FL1B FL0B
A5
A[0:13]
A3 A4
A[0:13]
A0
A1
A2
A3
A4
A5
WR
J4
20
18
16
14
12
10
8
6
4
19
17
15
13
11
9
7
5
3
2 1
R-CS1
IOMS
10K
R51
R66
681
ICBUTTS
SW1
1
4
2
3
U2
15
1
2
10
10K
R41
C41
0.1UF
U27
41
32
31
11 35
15
23
3
33
34
36
37
40
16
14
29
22
13
10
7
2 1
38
30
42
39
17
18 19 20
12
9
8
6
27 28 21 24 25 26
5 4
44 43
+12V
+5V
C17
0.1UF
10K
R56
R135
10K 10K
R138
VDD +2.5V
0
R3
TP1
1
TP4
U22
3
2
1
VR6
10K
R21
R22
10K
U22
12
13
14
X5
X6
X7
U26
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
U18
87 88 97 98 99
30 31 26
51
52
76
75 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
77 78 79 80 81 82 83 84 85 86 89 90 91 92 93 94 95 96
100
27 29 28 32 33 38 39 41 40 36 37 35 34 44 45 43 42 47 48 50 49 46
VR6
U23
5
6
7
TP10
1
TP11
1
TP9
1
TP12
TP2
R32
150
47
R25
R62
47
ADC1
47
R70
R144
47
R38
47
47
R145
R42
10K
0.047U
C34
U23
10
9 8
C25
0.1UF
C112
0.1UF
+10V
+10V
1800PF
C29
R7
100K
LINETX
100K
R12
TP13
100K
R149
0.1UF
C37
C44
0.1UF
CTCSS
U23
12
13
14
U23
3
2
1
X8
X2
1
20K
R52
20K
R36
R26
20K
332
R40
SIDETONE
10UF C111
2
1
VDD
10UF C110
2
1
U5
1 3
2
10UF C102
2
1
U13
3
2
1
10UF C101
2
1
10UF C104
2
1
10UF
C106
2 1
10UF
C100
2
1
FB15
FB13
FB14
FB16
FB17
FB18
+
+
+
+
+
+
MTH189
TL084
-
+
TL084
-
+
2N3904
2N3904
4
3
2
1
CS4335
AGND
AOUTL
AOUTR
DEM/SCLK
LRCK
MCLK
SDATA
VA
CS5330A
AGND
AINL
AINR
LRCK
MCLK
SCLK
SDATA
VA
FIDUCIAL
FIDUCIAL FIDUCIAL
FIDUCIAL
3A
ERESET
EMS
ECLK
ELIN
EINT
BR
BG
RESET
EE
ELOUT
KEY
EBR
EBG
GND
Emulation Header
37-5MHZ
VDD
GND
NC
OUT
SO8NB
GND
CLK
TEST
VCC1 NC1
NC2
NC3
DATA
LT1086CM-33
GND
IN OUT
UA7805CKTE
IN
GND
OUT
2N3904
DS1233A
RESET
GND1 GND2
VCC
AT29LV020
A0
A1
A10
A11
A12
A13
A14
A15
A16
A17
A18
A2
A3
A4
A5
A6
A7
A8
A9
D0
D1
D2
D3
D4
D5
D6
D7
CS
RD
WR
DATE
CHK TITLE
OF
NEXT
MODEL
DESCRIPTION REV. LOC.
REVISION
SHEET
REV.
SHEET
STATUS
REVISIONS
4
3
2
1
D
4
3
2
1
C B A
A B C D
R
SIZE
DWG. NO.
SHT.
APP DR
D
ECO NO. DRFT CHKR APP DATE
NOTES:
This drawing, written description or specification
and shall not be released, disclosed, nor duplicated
without the written permission of TELEX.
is a proprietary product of Telex, Lincoln, NE
TELEX COMMUNICATIONS, INC.
LINCOLN, NEBRASKA
ASS'Y
CAD GENERATED DRAWING
REFERENCE PCB NUMBER :
CS4335
AGND
AOUTL
AOUTR
DEM/SCLK
LRCK
MCLK
SDATA
VA
1
2
3
4
5
6
7
8
S2
S1
NC2
NC1
MAINPLD
32MCLK GND44 A3 A4
ADC1 DAC1 DAC2 CS3 B0 B1
A5
R-CS1
MCLK2
GND12
GND20 W-CS1 W-CS0
DIV4
FS
GND42
GND30
IOMS
GND1 GND2
R-CS0
GND10
GND13
GND22
INTR
LRCLK-OFF
LRCLK
RESET
SP0-RX
SP0-TX
RD
WR
VCCINT3
VCCINT23
VCCIO15
VCCIO35 MCLK
DIV4
INTR
RESET
TL084
-
+
TL084
-
+
MTHOLE6
MTHOLE6
MTHOLE6
TPS70158
NC2
VOUT2-2
VOUT2-1
VSENSE2
RESET
PG1
VSENSE1
VOUT1-2
VOUT1-1
VIN2-1
GND
SEQ
MR2
MR1
VIN1-2
VIN1-1
NC1 NC3
VIN2-2
EN
ADSP-2189M
TQFP100
A0
A1/AD0
A10/IAD9
A11/IAD10
A12/IAD11
A13/IAD12
A2/AD1 A3/AD2
A4/IAD3
A5/IAD4
A6/IAD5
A7/IAD6
A8/IAD7
A9/IAD8
CLKIN
CLKOUT
D0/IAD13
D1/IAD14
D10
D11
D12
D13
D14
D15
D16 D17 D18 D19
D2/IAD15
D20 D21 D22 D23
D3/IACK
D4/IS
D5/IAL
D6/IRD
D8
D9
DR0 DR1 DT0 DT1 ECLK EE ELIN ELOUT
FL0 FL1 FL2
GND1
GND10
GND2
GND3
GND4 GND5
GND6
GND7
GND8
GND9
PF0-MODEA PF1-MODEB PF2-MODEC
PF3
PWDACK
RFS0 RFS1 SCLK0 SCLK1 TFS0 TFS1
VDDEXT1
VDDEXT2
VDDEXT3
VDDEXT4
VDDINT1
VDDINT2
XTAL
BG
BGH
BMS
BR
CMS
D7/IWR
DMS
EBG
EBR
EINT EMS ERESET
IOMS
IRQ2+PF7 IRQE+PF4 IRQL0+PF5 IRQL1+PF6
PMS
PWD
RD
RESET
WR
TL084
-
+
TL084
-
+
TL084
-
+
TL084
-
+
MTHOLE6
MTH189
+
+
LT1118CST-25
GND
IN OUT
+
UA7810CKTE
IN
GND
OUT
+
+
+
+
750561
770660
1
879457
DEE SBC
01/15/2001
VEGA
DSP 223
SCHEMATIC
770660
MIC
GND
EAR
PTT
Mode Select R's
Remove for 2.5 V Internal Parts (M)
Leave R1 for 3.3V Parts (L)
Digital
Port
OUT1
OUT2
INP1
U2
U7
U8
U22
U23
U24
BYPASS CAPS FOR:
2
A RELEASED FOR PILOT BUILD SBC 01/15/01