![TMC TI5VGA Скачать руководство пользователя страница 38](http://html1.mh-extra.com/html/tmc/ti5vga/ti5vga_user-manual_1121705038.webp)
Chapter 6 BIOS Configuration
34
TI5VGA Socket 7 MVP3 ATX Motherboard User’s Manual
SDRAM Cycle Length ........................................................44
DRAM Read Pipeline..........................................................44
Cache Rd+CPU Wt Pipeline ...............................................44
Cache Timing ......................................................................44
Video BIOS Cacheable .......................................................44
System BIOS Cacheable......................................................45
Memory Hole at 15MB Addr. .............................................45
AGP Aperture Size ..............................................................45
CPU Host Clock (CPU/PCI) ...............................................45
Auto Detect DIMM/PCI Clk ...............................................45
Spread Spectrum..................................................................45
OnChip USB / OnChip USB 2 ............................................45
USB Keyboard Support.......................................................46
OnChip Sound .....................................................................46
6.6 Power Management Setup .........................................................47
ACPI Function.....................................................................47
Power Management .............................................................47
PM Control by APM ...........................................................48
Video Off Method ...............................................................48
Modem Use IRQ .................................................................48
Soft-Off by PWRBTN .........................................................48
PWRON After PW-Fail.......................................................48
HDD Power Down ..............................................................48
Doze Mode ..........................................................................48
Suspend Mode .....................................................................48
PM Events ...........................................................................49
6.7 PNP/PCI Configuration .............................................................50
PNP OS Installed.................................................................50
Resources Controlled by......................................................50
Reset Configuration Data ....................................................50
IRQ3/4/5/7/9/10/11/12/14/15, DMA0/1/3/5/6/7 assigned to51
CPU to PCI Write Buffer ....................................................51
PCI Dynamic Bursting.........................................................51
PCI Master 0 WS Write.......................................................51
PCI Delay Transaction ........................................................51
PCI#2 Access #1 Retry........................................................51
AGP Master 1 WS Write.....................................................51
AGP Master 1 WS Read......................................................51
Assign IRQ for USB/VGA ..................................................51
Содержание TI5VGA
Страница 1: ...TI5VGA Socket 7 MVP3 ATX Motherboard User s Manual Version 1 0A...
Страница 2: ......