TMC MI5VP4, Руководство пользователя

Страница: 38 / 85

Chapter 6 BIOS Configuration
34 MI5VP4 User’s Manual
Cache R/CPU W Pipeline .......................................................44
Cache Timing..........................................................................45
Video BIOS Cacheable ...........................................................45
System BIOS Cacheable .........................................................45
Memory Hole ..........................................................................45
Init AGP Display First ............................................................45
Frame Buffer Size ...................................................................45
AGP Aperture Size .................................................................45
DRAM Clock Select ...............................................................45
Auto Detect DIMM/PCI Clk...................................................45
Spread Spectrum .....................................................................46
OnChip USB ...........................................................................46
USB Keyboard Support ..........................................................46
OnChip Sound.........................................................................46
6.6 Power Management Setup .......................................................47
ACPI Function ........................................................................47
Power Management.................................................................47
PM Control by APM...............................................................48
Video Off Method...................................................................48
Doze Mode .............................................................................48
Suspend Mode ........................................................................48
HDD Power Down ..................................................................48
Soft-Off by PWRBTN ............................................................48
PWRON After PW-Fail ..........................................................49
PM Events...............................................................................49
PWR-ON By Modem/LAN.....................................................49
6.7 PNP/PCI Configuration ...........................................................50
PNP OS Installed ....................................................................50
Resources Controlled by .........................................................50
Reset Configuration Data........................................................50
IRQ3/4/5/7/9/10/11/12/14/15, DMA0/1/3/5/6/7 assigned to ..50
CPU to PCI Write Buffer........................................................51
PCI Dynamic Bursting ............................................................51
PCI Master 0 WS Write ..........................................................51
PCI Delay Transaction............................................................51
PCI#2 Access #1 Retry ...........................................................51
AGP Master 1 WS Write ........................................................51
AGP Master 1 WS Read .........................................................51
Assign IRQ for USB/VGA......................................................51