Texas Instruments TPS6593-Q1, Руководство пользователя

Страница: 15 / 25

Table 4-11. Miscellaneous NVM Settings (continued)
Register Name Field Name
TPS6593-Q1
Value Description
RTC_CTRL_2 XTAL_EN 0x0 Crystal oscillator is disabled
LP_STANDBY_SEL 0x0 LDOINT is enabled in standby state.
FAST_BIST 0x1 Only analog BIST is run at BOOT BIST.
STARTUP_DEST 0x3 ACTIVE
XTAL_SEL 0x0 6 pF
RTS_SPARE_REG RTC_SPARE_3 0x0 0x0
RTC_SPARE_2 0x0 0x0
RTC_SPARE_1 0x0 0x0
RTC_SPARE_0 0x0 0x0
PFSM_DELAY_REG_1 PFSM_DELAY1 0x0 0x0
PFSM_DELAY_REG_2 PFSM_DELAY2 0x0 0x0
PFSM_DELAY_REG_3 PFSM_DELAY3 0x0 0x0
PFSM_DELAY_REG_4 PFSM_DELAY4 0x0 0x0
4.11 Interface Settings
These settings detail the default interface, interface configurations, and device addresses. These settings cannot
be changed through software writes. The device must be reprogrammed to update these settings.
Table 4-12. Interface NVM Settings
Register Name Field Name
TPS6593-Q1
Value Description
SERIAL_IF_CONFIG I2C_SPI_SEL 0x0 I2C
I2C1_SPI_CRC_EN 0x0 CRC disabled
I2C2_CRC_EN 0x0 CRC disabled
I2C1_ID_REG I2C1_ID 0x28 0x28
I2C2_ID_REG I2C2_ID 0x12 0x12
4.12 Multi-Device Settings
These settings detail whether the device is a operating as a master or slave in the system. These settings
cannot be changed after device startup.
Table 4-13. Multi-Device NVM Settings
Register Name Field Name
TPS6593-Q1
Value Description
SPMI_ID SPMI_SID 0x5 0x5
SPMI_MID 0x0 0x0
SPMI_SLAVE_COUNT SPMI_SLAVE_CNT 0x1 0x1
4.13 Watchdog Settings
These settings detail the default watchdog settings. These settings can be changed though I
2
C after startup.
Table 4-14. Watchdog NVM Settings
Register Name Field Name
TPS6593-Q1
Value Description
WD_LONGWIN_CFG WD_LONGWIN
WD_THR_CFG WD_EN
www.ti.com Static NVM Settings
SLVUC24 – MAY 2021
Submit Document Feedback
Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM 15
Copyright © 2021 Texas Instruments Incorporated