Texas Instruments TPS6593-Q1, Руководство пользователя

Страница: 10 / 25

Table 4-7. GPIO NVM Settings (continued)
Register Name Field Name
TPS6593-Q1
Value Description
GPIO9_CONF GPIO9_OD 0x0 Push-pull output
GPIO9_DIR 0x0 Input
GPIO9_SEL 0x0 GPIO9
GPIO9_PU_SEL 0x0 Pull-down resistor selected
GPIO9_PU_PD_EN 0x0 Disabled; Pull-up/pull-down resistor.
GPIO9_DEGLITCH_EN 0x0 No deglitch, only synchronization.
GPIO10_CONF GPIO10_OD 0x0 Push-pull output
GPIO10_DIR 0x0 Input
GPIO10_SEL 0x0 GPIO10
GPIO10_PU_SEL 0x0 Pull-down resistor selected
GPIO10_PU_PD_EN 0x0 Disabled; Pull-up/pull-down resistor.
GPIO10_DEGLITCH_EN 0x1 8 µs deglitch time.
GPIO11_CONF GPIO11_OD 0x0 Push-pull output
GPIO11_DIR 0x0 Input
GPIO11_SEL 0x0 GPIO11
GPIO11_PU_SEL 0x0 Pull-down resistor selected
GPIO11_PU_PD_EN 0x0 Disabled; Pull-up/pull-down resistor.
GPIO11_DEGLITCH_EN 0x0 No deglitch, only synchronization.
NPWRON_CONF NPWRON_SEL 0x0 ENABLE
ENABLE_PU_SEL 0x0 Pull-down resistor selected
ENABLE_PU_PD_EN 0x1 Enabled; Pull-up/pull-down resistor.
ENABLE_DEGLITCH_EN 0x1 8 us deglitch time when ENABLE, 50 ms
deglitch time when NPWRON.
ENABLE_POL 0x0 Active high
NRSTOUT_OD 0x1 Open-drain output
GPIO_OUT_1 GPIO1_OUT
(1)
0x0 Low
GPIO2_OUT
(1)
0x0 Low
GPIO3_OUT
(1)
0x0 Low
GPIO4_OUT
(1)
0x0 Low
GPIO5_OUT
(1)
0x0 Low
GPIO6_OUT
(1)
0x0 Low
GPIO7_OUT
(1)
0x0 Low
GPIO8_OUT
(1)
0x0 Low
GPIO_OUT_2 GPIO9_OUT
(1)
0x0 Low
GPIO10_OUT
(1)
0x0 Low
GPIO11_OUT
(1)
0x0 Low
(1) Note that this NVM default value can change when the device transitions to ACTIVE mode.
4.7 Finite State Machine (FSM) Settings
These settings describe how the PMIC output rails are assigned to various system-level states. Also, the default
trigger for each system-level state is described. All these settings can be changed though I
2
C after startup.
Static NVM Settings www.ti.com
10 Programmable PMICs: TPS6593-Q1 Default Configuration for TPS6593EVM SLVUC24 – MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated