background image

5 Nomenclature, Package Symbolization, and Revision Identification

The revision of the device can be identified by the revision letter on the 

Package Markings

 or by the 

HW_ID 

located inside the TLV structure of the device.

5.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP 
MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These 
prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully 
qualified production devices (MSP).

XMS

 – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP

 – Fully qualified production device

Support tool naming prefixes:

X

: Development-support product that has not yet completed Texas Instruments internal qualification testing.

null

: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated 
fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. 
TI recommends that these devices not be used in any production system because their expected end-use failure 
rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature 
range, package type, and distribution format.

5.2 Package Markings

ZQW113

BGA (ZQW), 113 Pin

PZ100

LQFP (PZ) 100 Pin

Nomenclature, Package Symbolization, and Revision Identification

www.ti.com

4

MSP430FG6426 Microcontroller

SLAZ669P – MAY 2015 – REVISED AUGUST 2021

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Содержание Errata MSP430FG6426

Страница 1: ...dvisories 2 4 Fixed by Compiler Advisories 3 5 Nomenclature Package Symbolization and Revision Identification 4 5 1 Device Nomenclature 4 5 2 Package Markings 4 5 3 Memory Mapped Hardware Revision TLV...

Страница 2: ...CI39 USCI40 2 Preprogrammed Software Advisories Advisories that affect factory programmed software The check mark indicates that the issue is present in the specified revision Errata Number Rev A BSL1...

Страница 3: ...or more details about the CPU bugs workarounds TI MSP430 Compiler Tools Code Composer Studio IDE MSP430 Optimizing C C Compiler Check the silicon_errata option MSP430 Assembly Language Tools MSP430 GN...

Страница 4: ...Fully qualified development support product XMS devices and X development support tools are shipped against the following disclaimer Developmental product is intended for internal evaluation purposes...

Страница 5: ...her guidance on how to locate the TLV structure and read out the HW_ID can be found in the device User s Guide www ti com Nomenclature Package Symbolization and Revision Identification SLAZ669P MAY 20...

Страница 6: ...the device is in Active Mode CEOUT pin becomes low when the device enters LPM3 LPM4 modes Workaround When the comparator is disabled ensure at least one of the following 1 Output inversion is disable...

Страница 7: ...fix implementation information IDE Compiler Version Number Notes IAR Embedded Workbench Not affected TI MSP430 Compiler Tools Code Composer Studio v4 0 x or later User is required to add the compiler...

Страница 8: ...data in flash memory or data variable in RAM then the PC value is auto incremented by 2 after the jump instruction is executed therefore branching to a wrong address location in code and leading to w...

Страница 9: ...eously set while CTSD16 module is inactive Description The CTSD16CTL CTSD16OFFG bit is erroneously set when the CTSD16 module is disabled and not actively converting CTSD16CCTLx CTSD16SC 0 This CTSD16...

Страница 10: ...that no DMA access interrupts 20 bit wide accesses to the DMA address registers OR 2 When accessing the DMA address registers enable the Read Modify Write disable bit DMARMWDIS 1 or temporarily disab...

Страница 11: ...y any previously executed instruction multiple times Workaround Do not enable the state storage display when executing instructions that require wait states Instead set a breakpoint after the instruct...

Страница 12: ...watch point state storage and breakpoint functionality Workaround None Note This erratum affects debug mode only LCDB5 LCDB Module Category Functional Function Static DC charge can built up on dedicat...

Страница 13: ...wakes from the low power mode Following the wakeup fromthe low power mode wait 32 48 80 or 100 cycles for core voltage levels 0 1 2 and 3 respectively before resetting DIVM xto zero and running MCLK a...

Страница 14: ...m LPM2 LPM3 or LMP4 if an interrupt occurs within 1 us after the entry to the specified LPMx entry can be caused either by user code or automatically for example after a previous ISR is completed Devi...

Страница 15: ...LPMx Note that this will cause increased power consumption when in LPMx Refer to the MSP430 Driver Library MSPDRIVERLIB for proper PMM configuration functions Use the following function PMM15Check vo...

Страница 16: ...0 PMM Module Category Functional Function Unexpected SVSL SVML event during wakeup from LPM2 3 4 in fast wakeup mode Description If PMM low side is configured to operate in fast wakeup mode during wak...

Страница 17: ...et function after access to SVSMHCTL or SVSMLCTL To prevent lock up caused by use case 2 a timeout for the SVSMLDLYIFG flag check should be implemented to 300us PORT15 PORT Module Category Functional...

Страница 18: ...ode 1 Set TBxCCTLn CLLD 0x00 2 Enable the Timer B interrupt TBIE in TBxCTL 3 Update TBxCCRn value within interrupt routine Timer B Interrupt would need to be serviced in a timely manner to mitigate di...

Страница 19: ...n an I2C multi master system UCMM 1 under the following conditions 1 the master is configured as a transmitter UCTR 1 AND 2 the start bit is set UCTXSTT 1 if the I2C bus is unavailable then the USCI m...

Страница 20: ...CSTTIFG UCSTPIFG UCNACKIFG Description Unpredictable code execution can occur if one of the hardware clear able IFGs UCSTTIFG UCSTPIFG or UCNACKIFG is set while the global interrupt enable is set by s...

Страница 21: ...tting pre loaded asynchronously when writing to the USCIA TXBUF register TX data in the internal buffer is shifted by one bit after the RX data is received Workaround Reinitialize TXBUF before using S...

Страница 22: ...from July 14 2021 to August 27 2021 Page TB25 was added to the errata documentation 6 TB25 Description was updated 18 TB25 Workaround was updated 18 Revision History www ti com 22 MSP430FG6426 Microc...

Страница 23: ...are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and...

Отзывы: