manualshive.com logo in svg

Texas Instruments DS90UH927Q, Руководство пользователя

Поделиться
Скачать
Texas Instruments DS90UH927Q Скачать руководство пользователя страница 17

LVDS clock input to RxCLKIN± follows a 4:3 duty cycle scheme, with each 28-bit pixel frame starting with two LVDS bit clock periods
high, three low, and ending with two high. The mapping scheme is controlled by MAPSEL pin or by Register (

Table 5

).

30193004

FIGURE 12. FPD-Link Mapping: LSBs on RxIN3 (MAPSEL=L)

30193005

FIGURE 13. FPD-Link Mapping: MSBs on RxIN3 (MAPSEL=H)

VIDEO CONTROL SIGNALS

The video control signal bits embedded in the high-speed FPD-Link LVDS are subject to certain limitations relative to the video
pixel clock period (PCLK). By default, the DS90UH927Q applies a minimum pulse width filter on these signals to help eliminate
spurious transitions.

Normal Mode Control Signals (VS, HS, DE) have the following restrictions:

•

Horizontal Sync (HS): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register
bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). See 

Table

5

. HS can have at most two transitions per 130 PCLKs.

DS90UH927Q

Copyright © 1999-2012, Texas Instruments Incorporated

17

Содержание DS90UH927Q

Страница 1: ...I bus is minimized using low voltage differential signaling data scrambling and random ization and dc balancing The HDCP cipher engine is implemented in both the serializer and deserializer HDCP keys are stored in on chip memory Features Integrated HDCP cipher engine with on chip key storage Bidirectional control channel interface with I2C compatible serial control bus Low EMI FPD Link video input...

Страница 2: ...LVDS True LVDS Clock Input The pair requires external 100Ω differential termination for standard LVDS levels RxCLKIN 35 I LVDS Inverting LVDS Clock Input The pair requires external 100Ω differential termination for standard LVDS levels LVCMOS Parallel Interface I2S_WC I2S_CLK 1 2 I LVCMOS w pull down Digital Audio Interface I2S Word Clock and I2S Bit Clock Inputs Shared with GPIO_REG7 and GPIO_REG...

Страница 3: ...able 2 Control and Configuration PDB 18 I LVCMOS w pull down Power down Mode Input Pin Must be driven or pulled up to VDD33 Refer to Power Up Requirements and PDB Pin in the Applications Information Section PDB H device is enabled normal operation PDB L device is powered down When the device is in the powered down state the Driver Outputs are both HIGH the PLL is shutdown and IDD is minimized Cont...

Страница 4: ...ND GND DAP Ground Large metal contact at the bottom center of the device package Connect to the ground plane GND with at least 9 vias Regulator Capacitor CAPP12 CAPHS12 CAPLVD12 12 14 28 CAP Decoupling capacitor connection for on chip regulator Each requires a 4 7µF decoupling capacitor to GND CAPL12 8 CAP Decoupling capacitor connection for on chip regulator Requires two 4 7µF decoupling capacito...

Страница 5: ...mm 0 5 mm pitch 2000 NOPB SQA40A Note Automotive Grade Q product incorporates enhanced manufacturing and support processes for the automotive market including defect detection methodologies Reliability qualification is compliant with the requirements and temperature grades defined in the AEC Q100 standard Automotive Grade products are identified with the letter Q For more information go to http ww...

Страница 6: ...T DOUT 15 kV Contact Discharge DOUT DOUT 8 kV ESD Rating ISO10605 RD 330Ω CS 150pF Air Discharge DOUT DOUT 15 kV Contact Discharge DOUT DOUT 8 kV ESD Rating ISO10605 RD 2kΩ CS 150pF or 330pF Air Discharge DOUT DOUT 15 kV Contact Discharge DOUT DOUT 8 kV ESD Rating HBM 8 kV ESD Rating CDM 1 25 kV ESD Rating MM 250 V For soldering specifications see product folder at www ti com and www ti com lit an...

Страница 7: ...age VDDIO 3 0V to 3 6V GND 0 8 V VDDIO 1 71V to 1 89V GND 0 35 VDDIO V IIN Input Current VIN 0V or VDDIO VDDIO 3 0V to 3 6V 15 1 15 μA VDDIO 1 71V to 1 89V 15 1 15 μA VOH High Level Output Voltage IOH 4mA VDDIO 3 0V to 3 6V GPIO 3 0 GPO_REG 8 5 2 4 VDDIO V VDDIO 1 71V to 1 89V VDDIO 0 45 VDDIO V VOL Low Level Output Voltage IOL 4mA VDDIO 3 0V to 3 6V GND 0 4 V VDDIO 1 71V to 1 89V GND 0 45 V IOS O...

Страница 8: ... Differential 80 100 120 Ω Supply Current IDD1 Supply Current RL 100Ω PCLK 85MHz Checkerboard Pattern VDD33 3 6V 135 160 mA IDDIO1 VDDIO 3 6V 100 500 μA VDDIO 1 89V 200 600 μA IDD2 Random Pattern PRBS7 VDD33 3 6V 133 mA IDDIO2 VDDIO 3 6V 100 μA VDDIO 1 89V 100 μA IDDS Supply Current Remote Auto Power Down reg_0x01 7 1 Back channel Idle VDD33 3 6V 1 2 2 4 mA IDDIOS VDDIO 3 6V 4 30 μA VDDIO 1 89V 5 ...

Страница 9: ...kerboard Pattern PCLK 5MHz Figure 8 RxCLKIN 0 17 0 2 UI Checkerboard Pattern PCLK 85MHz Figure 8 0 26 0 29 UI tIJIT Input Jitter Tolerance Bit Error Rate 1E 9 Note 7 Note 10 f 40 Jitter Freq f 20 DES DS90UH926Q RxCLKIN f 78MHz 0 6 UI f 40 Jitter Freq f 20 DES DS90UH928Q 0 5 UI I2S Receiver TI2S I2S Clock Period Figure 10 Note 8 Note 16 RxCLKIN f 5MHz to 85MHz I2S_CLK PCLK 5MHz to 85MHz 4 PCLK or 7...

Страница 10: ...dition Figure 9 Standard Mode 4 0 µs Fast Mode 0 6 µs tBUF Bus Free Time Between STOP and START Figure 9 Standard Mode 4 7 µs Fast Mode 1 3 µs tr SCL SDA Rise Time Figure 9 Standard Mode 1000 ns Fast Mode 300 ns tf SCL SDA Fall Time Figure 9 Standard Mode 300 ns Fast mode 300 ns DC and AC Serial Control Bus Characteristics Over 3 3V supply and temperature ranges unless otherwise specified Note 2 N...

Страница 11: ... 5 Supply noise testing was done with minimum capacitors on the PCB A sinusoidal signal is AC coupled to the VDD33 and VDDIOsupplies with amplitude 100 mVp p measured at the device VDD33 and VDDIO pins Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 50MHz The Des on the other hand shows no error wh...

Страница 12: ...s and Test Circuits 30193013 FIGURE 1 FPD Link DC VTH VTL Definition 30193062 FIGURE 2 Serializer VOD DC Output 30193047 FIGURE 3 Output Transition Times DS90UH927Q 12 Copyright 1999 2012 Texas Instruments Incorporated ...

Страница 13: ...30193014 FIGURE 4 FPD Link Input Strobe Position 30193049 FIGURE 5 Serializer Lock Time 30193015 FIGURE 6 Latency Delay DS90UH927Q Copyright 1999 2012 Texas Instruments Incorporated 13 ...

Страница 14: ...93048 FIGURE 7 CML Serializer Output Jitter 30193046 FIGURE 8 Checkerboard Data Pattern 30193036 FIGURE 9 Serial Control Bus Timing Diagram DS90UH927Q 14 Copyright 1999 2012 Texas Instruments Incorporated ...

Страница 15: ...30193006 FIGURE 10 I2S Timing Diagram DS90UH927Q Copyright 1999 2012 Texas Instruments Incorporated 15 ...

Страница 16: ...LKIN This data payload is optimized for signal transmission over an AC coupled link Data is randomized DC balanced and scrambled 30193007 FIGURE 11 FPD Link III Serial Stream The device supports pixel clock ranges of 5MHz to 15MHz LFMODE 1 and 15MHz to 85MHz LFMODE 0 This corresponds to an application payload rate range of 155Mbps to 2 635Gbps with an actual line rate range of 525Mbps to 2 975Gbps...

Страница 17: ...PD Link LVDS are subject to certain limitations relative to the video pixel clock period PCLK By default the DS90UH927Q applies a minimum pulse width filter on these signals to help eliminate spurious transitions Normal Mode Control Signals VS HS DE have the following restrictions Horizontal Sync HS The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter regis...

Страница 18: ... registers to default During this time PDB must be held low for a minimum period of time See AC Electrical Characteristics for more information REMOTE AUTO POWER DOWN MODE The DS90UH927Q serializer features a Remote Auto Power Down mode This feature is enabled and disabled through the register bit 0x01 7 Table 5 When the back channel is not detected either due to an idle or powered down deserializ...

Страница 19: ...e of 5MHz to 15MHz the line rate is 700Mbps to 2 1Gbps with an effective data payload of 175Mbps to 525Mbps Note for Backwards Compatibility Mode BKWD 1 the line rate relative to the input data rate remains the same INTERRUPT PIN INTB 1 On the DS90UH927Q serializer set register reg_0xC6 5 1 and 0xC6 0 1 Table 5 to configure and arm the interrupt 2 When INTB_IN on the deserializer DS90UH926Q or DS9...

Страница 20: ... Output L 0x10 0x09 Output H 0x10 0x03 Input Read 0x1C 7 GPIO_REG6 0x10 0x01 Output L 0x10 0x09 Output H 0x10 0x03 Input Read 0x1C 6 GPIO_REG5 0x0F 0x01 Output L 0x0F 0x09 Output H 0x0F 0x03 Input Read 0x1C 5 GPIO3 0x0F 0x01 Output L 0x0F 0x09 Output H 0x0F 0x03 Input Read 0x1C 3 GPIO2 0x0E 0x01 Output L 0x0E 0x09 Output H 0x0E 0x03 Input Read 0x1C 2 GPIO1 0x0E 0x01 Output L 0x0E 0x09 Output H 0x0...

Страница 21: ...ch transmits all four I2S data inputs I2S_D A D may only be operated in Data Island Transport mode This mode is only available when connected to a DS90UH928Q deserializer I2S REPEATER I2S audio may be fanned out and propagated in the repeater application By default data is propagated via Data Island Transport on the FPD Link interface during the video blanking periods If frame transport is desired...

Страница 22: ...rs to the DS90UH927Q as the HDCP Transmitter TX and refers to the DS90UH928Q as the HDCP Receiver RX Figure 17 shows the maximum configuration supported for HDCP Repeater imple mentations using the DS90UH925 7Q TX and DS90UH926 8Q RX Two levels of HDCP Repeaters are supported with a maximum of three HDCP Transmitters per HDCP Receiver To ensure parallel video interface compatibility repeater nodes...

Страница 23: ...e encrypted by the HDCP Transmitter Figure 18 provides more detailed block diagram of a 1 2 HDCP repeater configuration If video data is output to a local display White Balancing and Hi FRC dithering functions should not be used as they will block encrypted I2S audio 30193032 FIGURE 18 HDCP 1 2 Repeater Configuration REPEATER CONNECTIONS The HDCP Repeater requires the following connections between...

Страница 24: ...928Q deserializer to up to three DS90UH927Q serializers requires spe cial considerations for routing and termination of the FPD Link differential traces Figure 20 details the requirements that must be met for each signal pair 30193003 FIGURE 20 FPD Link Fan Out Electrical Requirements DS90UH927Q 24 Copyright 1999 2012 Texas Instruments Incorporated ...

Страница 25: ...ame Transport mode is not encrypted Depending on the quality and specifications of the audiovisual source HDCP encryption of digital audio may be required System designers should consult the specific HDCP spec ifications to determine if encryption of digital audio is required by the specific application audiovisual source DS90UH927Q Copyright 1999 2012 Texas Instruments Incorporated 25 ...

Страница 26: ...PLE BIST SEQUENCE Step 1 For the DS90UH927Q paired with a FPD Link III Deserializer BIST Mode is enabled via the BISTEN pin of Deserializer The desired clock source is selected through the deserializer BISTC pin Step 2 The DS90UH927Q serializer is awakened through the back channel if it is not already on An all zeros pattern is balanced scrambled randomized and sent through the FPD Link III interf...

Страница 27: ...TERN GENERATION The DS90UH927Q serializer provides an internal pattern generation feature It allows basic testing and debugging of an integrated panel The test patterns are simple and repetitive and allow for a quick visual verification of panel operation As long as the device is not in power down mode the test pattern will be displayed even if no input is applied If no clock is received the test ...

Страница 28: ... control registers The internal timing generation may also be driven by an external clock By default external timing mode is enabled Internal timing or Internal timing with External Clock are enabled by the control registers Table 5 EXTERNAL TIMING In external timing mode the Pattern Generator passes the incoming DE HS and VS signals unmodified to the video control outputs after a two pixel clock ...

Страница 29: ...interface to one of 10 possible device addresses A pull up resistor and a pull down resistor may be used to set the appropriate voltage ratio between the IDx input pin VR2 and VDD33 each ratio corresponding to a specific device address See Table 5 below TABLE 4 Serial Control Bus Addresses for IDx Ideal Ratio VR2 VDD33 Ideal VR2 V Suggested Resistor R1 kΩ 1 tol Suggested Resistor R2 kΩ 1 tol Addre...

Страница 30: ...ter is reading data the master ACKs after every data byte is received to let the slave know it wants to receive another data byte When the master wants to stop reading it NACKs after the last data byte and creates a stop condition on the bus All communication on the bus begins with either a Start condition or a Repeated Start condition All communication on the bus ends with a Stop condition A READ...

Страница 31: ...Disable 1 Enable default 6 Reserved 5 RW I2C Remote Write Auto Acknowle dge Automatically Acknowledge I2C Remote Write When enabled I2C writes to the Deserializer or any remote I2C Slave if I2C PASS ALL is enabled are immediately acknowledged without waiting for the Deserializer to acknowledge the write This allows higher throughput on the I2C bus Note this mode will prevent any NACK or read write...

Страница 32: ...de set by BKWD pin or register 0 BC mode is set by BKWD pin default 1 BC mode is set by register bit 2 RW BKWD Backward compatibility mode device to pair with DS90UR906Q DS90UR908Q or DS90UR916Q 0 Normal HDCP device default 1 Compatible with 906 908 916 1 RW LFMODE Override Frequency mode set by LFMODE pin or register 0 Frequency mode is set by LFMODE pin default 1 Frequency mode is set by registe...

Страница 33: ...ung up following an invalid termination of a transaction If SDA is high and no signaling occurs for approximately 1s the I2C bus will be assumed to be free If SDA is low and no signaling occurs the device will attempt to clear the bus by driving 9 clocks on SCL 0 Enable default 1 Disable 6 0x06 DES ID 7 1 RW 0x00 DES Device ID 7 bit Deserializer Device ID Configures the I2C Slave ID of the remote ...

Страница 34: ...RC Errors detected during BIST 2 R PCLK Detect Pixel Clock Status 0 Valid PCLK not detected default 1 Valid PCLK detected 1 R DES Error CRC error during BIST communication with Deserializer This bit is cleared upon loss of link or assertion of 0x04 5 0 No CRC errors detected default 1 CRC errors detected 0 R LINK Detect LINK Detect Status 0 Cable link not detected default 1 Cable link detected 13 ...

Страница 35: ...put LOW default 1 Output HIGH 2 RW GPIO1 Remote Enable Remote GPIO Control 0 Disable GPIO control from remote Deserializer default 1 Enable GPIO control from remote Deserializer The GPIO pin will be an output and the value is received from the remote Deserializer 1 RW GPIO1 Direction Local GPIO Direction 1 Input 0 Output 0 RW GPIO1 Enable GPIO function enable 1 Enable GPIO operation 0 Enable norma...

Страница 36: ... 1 Enable GPIO operation 0 RW GPIO_RE G5 Enable GPIO Function Enable 0 Enable normal operation default 1 Enable GPIO operation 17 0x11 GPIO_REG7 and GPIO_REG8 Configuration 7 RW 0x00 GPIO_RE G8 Output Value Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled and the local GPIO direction is Output 0 Output LOW default 1 Output HIGH 6 Reserved 5 RW GPIO_RE ...

Страница 37: ...DE is positive active high idle low default 1 DE is inverted active low idle high 4 RW I2S Repeater Regen Regenerate I2S Data From Repeater I2S Pins 0 Repeater pass through I2S from video pins default 1 Repeater regenerate I2S from I2S pins 3 RW I2S Channel B Enable Override I2S Channel B Override 0 Set I2S Channel B Disabled default 1 Set I2S Channel B Enable from reg_12 0 2 RW 18 bit Video Selec...

Страница 38: ... Channel B Mode I2S_DB Status 0 I2S_DB inactive default 1 I2S_DB active 20 0x14 BIST Control 7 3 0x00 Reserved 2 1 RW OSC Clock Source Internal OSC clock select for Functional Mode or BIST Functional Mode when PCLK is not present and 0x03 1 1 00 33 MHz Oscillator default 01 33 MHz Oscillator Clock Source in BIST mode 00 External Pixel Clock default 01 33 MHz Oscillator Note In LFMODE 1 the interna...

Страница 39: ...is field configures the low pulse width of the SCL output when the Serializer is the Master on the local I2C bus This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel Units are 40 ns for the nominal oscillator clock frequency 26 0x1A Data Path Control 2 7 RW 0x00 Block I2S Auto Config Block au...

Страница 40: ...GPI input mode 2 R GPIO2 Pin Status GPIO2 Input Pin Status Status valid only if set to GPI input mode 1 R GPIO1 Pin Status GPIO1 Input Pin Status Status valid only if set to GPI input mode 0 R GPIO0 Pin Status GPIO0 Input Pin Status Status valid only if set to GPI input mode 29 0x1D GPIO Pin Status 2 7 1 0x00 Reserved 0 R GPIO_RE G8 Pin Status GPIO_REG8 Input Pin Status Status valid only if set to...

Страница 41: ...ld is automatically configured by the Bidirectional Control Channel once RX Lock has been detected Software may overwrite this value but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel 0 Normal operation default 1 Freeze 0 RW FC GPIO Deserializer supports GPIO in the Forward Channel Frame This field is automatically configured by the Bidirectional C...

Страница 42: ...n White Magenta 1001 Horizontal Black Blue White Yellow 1010 Vertical Black White White Black 1011 Vertically Scaled Black to Red White to Cyan 1100 Vertical Black Green White Magenta 1101 Vertical Black Blue White Yellow 1110 Custom color or its inversion configured in PGRS PGGS PGBS registers 1111 VCOM See TI App Note AN 2198 3 Reserved 2 RW Color Bars Pattern Enable Color Bars 0 Color Bars disa...

Страница 43: ...bit has no effect in external timing mode PATGEN_TSEL 0 2 RW Timing Select Timing Select Control 0 the Pattern Generator uses external video timing from the pixel clock Data Enable Horizontal Sync and Vertical Sync signals default 1 The Pattern Generator creates its own video timing as configured in the Pattern Generator Total Frame Size Active Frame Size Horizontal Sync Width Vertical Sync Width ...

Страница 44: ...to the Deserializer 0 Reserved 114 0x72 Slave ID 3 7 1 RW 0x00 Slave ID 3 7 bit Remote Slave Device ID 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer If an I2C transaction is addressed to the Slave Alias ID3 the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deseri...

Страница 45: ...he address specified in the Slave ID1 register A value of 0 in this field disables access to the remote I2C Slave 0 Reserved 120 0x78 Slave Alias 2 7 1 RW 0x00 Slave Alias ID 2 7 bit Remote Slave Device Alias ID 2 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer The transaction will be remapped to the address specified in the ...

Страница 46: ...BKSV0 BKSV0 Value of byte 0 of the Deserializer KSV 129 0x81 RX_BKSV1 7 0 R 0x00 RX BKSV1 BKSV1 Value of byte 1 of the Deserializer KSV 130 0x82 RX_BKSV2 7 0 R 0x00 RX BKSV2 BKSV2 Value of byte 2 of the Deserializer KSV 131 0x83 RX_BKSV3 7 0 R 0x00 RX BKSV3 BKSV3 Value of byte 3of the Deserializer KSV 132 0x84 RX_BKSV4 7 0 R 0x00 RX BKSV4 BKSV4 Value of byte 4of the Deserializer KSV 144 0x90 TX_KS...

Страница 47: ... during the session re authentication 161 0xA1 RX BSTATUS0 7 R 0x00 Max Devices Maximum Devices Exceeded Indicates a topology error was detected Indicates the number of downstream devices has exceeded the depth of the Repeater s KSV FIFO 6 0 R Device Count Total number of attached downstream device For a Repeater this will indicate the number of downstream devices not including the Repeater For an...

Страница 48: ...crease the rate at which synchronization is verified When set to a 1 Pj is computed every 2 frames and Ri is computed every 16 frames When set to a 0 Pj is computed every 16 frames and Ri is computed every 128 frames 1 RW TMR Speed Up Timer Speedup Speed up HDCP authentication timers 0 RW HDCP I2C Fast HDCP I2C Fast Mode Enable Setting this bit to a 1 will enable the HDCP I2C Master in the HDCP Re...

Страница 49: ...ys 11 Enc_InBand_Control per frame If the Repeater strap option is set at power up Enc_InBand_Control ENC_MODE 11 will be selected Otherwise the default will be Enc_Authenticated mode ENC_MODE 00 2 RW Wait Enable 100 ms Wait The HDCP 1 3 specification allows for a 100 ms wait to allow the HDCP Receiver to compute the initial encryption values The FPD Link III implementation guarantees that the Rec...

Страница 50: ...ill cause video data to be sent without encryption Authentication status will be maintained This bit is self clearing 2 RW HDCP ENC EN HDCP Encrypt Enable Enables HDCP encryption When set if the device is authenticated encrypted data will be sent If device is not authenticated a blue screen will be sent Encryption should always be enabled when video data requiring content protection is being suppl...

Страница 51: ...e cleared on read 3 R RX DET Receiver Detect This bit indicates that a downstream Receiver has been detected 2 R KSV LIST RDY HDCP Repeater KSV List Ready This bit indicates that the Receiver KSV list has been read and is available in the KSV_FIFO registers The device will wait for the controller to set the KSV_LIST_VALID bit in the HDCP_CTL register before continuing This bit will be cleared once...

Страница 52: ...AUTH PASS Interrupt on Authentication Pass Enables interrupt on successful completion of authentication 0 RW INT Enable Global Interrupt Enable Enables interrupt on the interrupt signal to the controller 199 0xC7 HDCP ISR 7 R 0x00 IS IND ACC Interrupt on Indirect Access Complete Indirect Register Access has completed 6 R INT Detect Interrupt on Receiver Detect interrupt A downstream receiver has b...

Страница 53: ...n completion of the I2C read or write to the slave A value of 0 default indicates the read write did not complete successfully 0 R IA DONE Indirect Access Done Set to a 1 to indicate completion of Indirect Register Access This bit will be cleared or read or by start of a new Indirect Register Access 209 0xD1 IND SAR 7 1 RW 0x00 IA SADDR Indirect Access Slave Address This field should be programmed...

Страница 54: ... 27 shows a typical application of the DS90UH927Q serializer for an 85 MHz 24 bit Color Display Application The 5 LVDS input pairs require external 100Ω terminations The CML outputs must have an external 0 1µF AC coupling capacitor on the high speed serial lines The serializer has internal CML termination on its high speed outputs Bypass capacitors should be placed near the power supply pins At a ...

Страница 55: ...ternal bypass A small body sized capacitor has less inductance The user must pay attention to the resonance frequency of these external bypass capacitors usually in the range of 20MHz 30MHz To provide effective bypassing multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest At high frequency it is also a common practice to use two vias ...

Страница 56: ...Revision October 26 2012 Initial Release DS90UH927Q 56 Copyright 1999 2012 Texas Instruments Incorporated ...

Страница 57: ...sical Dimensions inches millimeters unless otherwise noted 40 pin LLP Package 6 0 mm X 6 0 mm X 0 8 mm 0 5 mm pitch TI Package Number SQA40A DS90UH927Q Copyright 1999 2012 Texas Instruments Incorporated 57 ...

Страница 58: ...Notes Copyright 1999 2012 Texas Instruments Incorporated ...

Страница 59: ...esponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related information or support that may be provided by TI Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failur...

Отзывы:

Нет отзывов

Бренды по названию

Популярные бренды

Загрузить еще бренды