A
B
C
D
D
C
B
A
ti
12500 TI Boulevard. Dallas, Texas 75243
Title:
SHEET:
OF:
FILE:
SIZE:
DATE:
REV:
20-Dec-2010
Drawn By:
Engineer:
Revision History
REV
ECN Number
Approved
DAC8562_R1.Sch
DOCUMENTCONTROL #
DAC8562 EVM
A
1
2
Second Proto Release
1
+5VA
SCLK
SDI
VDD
-VA
2
-5VA
4
AGND
6
VD1
8
+5VD
10
+VA
1
+5VA
3
DGND
5
+1.8VD
7
+3.3VD
9
J3A
DAUGHTER-POWER
A0(+)
2
A1(+)
4
A2(+)
6
A3(+)
8
A4
10
A5
12
A6
14
A7
16
REF-
18
REF+
20
A0(-)
1
A1(-)
3
A2(-)
5
A3(-)
7
AGND
9
AGND
11
AGND
13
VCOM
15
AGND
17
AGND
19
J1A
OUTPUT HEADER
GPIO0
2
DGND
4
GPIO1
6
GPIO2
8
DGND
10
GPIO3
12
GPIO4
14
SCL
16
DGND
18
SDA
20
CNTL
1
CLKX
3
CLKR
5
FSX
7
FSR
9
DX
11
DR
13
INT
15
TOUT
17
GPIO5
19
J2A
DAUGHTER-SERIAL
R1
10K
R2
10K
C5
0.1uF
C2
10uF
JP4
R6
0
R8
33
JP2
JP1
VIN
2
VOUT
6
TRIM
5
GND
4
TEMP
3
U2
REF5025ID
C1
10uF
C4
0.1uF
R7
33
C6
0.1uF
C8
1uF
C7
NI
C10
NI
C9
2.2uF
TP1
TP4
TP2
Production Release
JP5
/SYNC
OUT_B
OUT_A
SYNC1
SYNC0
VDD
R4
0.47
R5
2K
3
4
1
2
5
U3
OPA379
JP6
C3
22uF
JP3
/CLR
/LDAC
R11
33
C11
10uF
/CLR
/LDAC
R3
0
R10
10K
VDD
VDD
VDD
TP5
A
VoutA
1
/SYNC
6
DIN
8
/CLR
5
/LDAC
4
AVdd
9
VoutB
2
GND
3
SCLK
7
REFin/out
10
U1
DAC8562DSC
R9
33
SYNC2
R12
DNI
R14
DNI
R13
DNI
R15
DNI
2
3
6
7
4
U4
DNI
C12
DNI
C13
DNI
Optional circuit to create Bipolar output
+VA
-VA
+VA
-VA
