Texas Instruments AWR1243, Руководство пользователя

Страница: 10 / 27

Hardware
www.ti.com
10 SWRU507 – May 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
AWR1443BOOST, AWR1243BOOST (BoosterPack™)
Table 1 and Table 2 provide the connector-pin information.
Table 1. 20-Pin Connector Definition (J5)
Pin Number Description Pin Number Description
1 NERROUT 2 GND
3 NERRIN 4 NC
5 MCUCLK OUT 6 SPI_CS
7 NC 8 GPIO1
9 MSS LOGGER 10 nRESET
11 WARMRST 12 SPI_MOSI
13 BSS LOGGER 14 SPI_MISO
15 SOP2 16 HOSTINT
17 SOP1 18 GPIO2
19 SOP0 20 NC
Table 2. 20-Pin Connector Definition (J6)
Pin Number Description Pin Number Description
1 5 V 2 3V3
3 GND 4 NC
5 ANA1 6
RS232TX (Tx from AWR
device)
7 ANA2 8
RS232RX (Rx into AWR
device)
9 ANA3 10 SYNC_IN
11 ANA4 12 NC
13 PGOOD (onboard VIO) 14 SPI_CLK
15 PMIC Enable 16 GPIO0
17 SYNC_OUT 18 SCL
19 PMIC CLK OUT 20 SDA
• PGOOD – This signal indicates the state of the onboard VIO supply for the AWR device coming from
the onboard PMIC. A high on the PGOOD signal (3.3 V) indicates that the supply is stable. Because
the IOs are not failsafe, the MCU must ensure that it does not drive any IO signals to the AWR device
before this IO supply is stable. Otherwise, there could be leakage current into the IOs.
• PMIC Enable – This signal goes onboard PMIC enable. The MCU can use this signal to completely
shut down the PMIC and AWR device to save power. The power up of the PMIC takes approximately 5
ms once the Enable signal is released.
NOTE: To enable this feature, the R102 resister must be populated on the EVM.
• ANA1/2/3/4 – These are inputs to the GPADCs (general purpose ADC) available on the AWR1443
device.