ADS1278EVM Hardware Details
5
ADS1278EVM Hardware Details
The ADS1278EVM is designed to easily interface with multiple control platforms. Dual-row, header/socket
combinations at J3, J4, and J5 allow connection to external circuitry for evaluation and debug.
5.1
Jumpers and Switches
Jumpers and Switches function shown in table below
Table 5. Jumper and Switch Descriptions
Jumper/Switch
Functions
Descriptions
J1
FSYNC/DRDY Source
Short to select FSR as the source
(1)
J2
FSYNC/DRDY Source
Short to select FSX as the source
(1)
Short - input buffers powered down
J3
Analog Input Buffers Powerdown
Open - input buffers powered up
Short - Software control
J4
Hardware/Software Control of Clock Source
Open - Hardware control
Internal/External Clock Select (Hardware
Short - External clock source selected
J5
control)
Open - Internal clock source selected
Hardware control for GPIO2 (set to OFF position for use with
GPIO2
software)
Hardware control for GPIO3 (set to OFF position for use with
GPIO3
software)
Hardware control for GPIO4 (set to OFF position for use with
GPIO4
software)
S1
Hardware control for CLKDIV (set to OFF position for use with
CLKDIV
software)
Hardware control for GPIO0 (set to OFF position for use with
GPIO0
software)
Hardware control for GPIO1 (set to OFF position for use with
GPIO1
software)
Hardware control for PWDN1 (set to OFF position for use with
Powerdown Channel 1
software)
Hardware control for PWDN2 (set to OFF position for use with
Powerdown Channel 2
software)
Hardware control for PWDN3 (set to OFF position for use with
Powerdown Channel 3
software)
Hardware control for PWDN4 (set to OFF position for use with
Powerdown Channel 4
software)
S2
Hardware control for PWDN5 (set to OFF position for use with
Powerdown Channel 5
(2)
software)
Hardware control for PWDN6 (set to OFF position for use with
Powerdown Channel 6
(2)
software)
Hardware control for PWDN7 (set to OFF position for use with
Powerdown Channel 7
(2)
software)
Hardware control for PWDN8 (set to OFF position for use with
Powerdown Channel 8
(2)
software)
Selects source for reference - buffered on-board ref or header
S3
Converter Reference source selector
(external)
Selects Channel 4 input source - header or input buffer
S4
Channel 4 Input source selector
Left - header
Right - input buffer
Selects Channel 3 input source - header or input buffer
S5
Channel 3 Input source selector
Left - header
Right - input buffer
(1)
Only one of FSYNC/DRDY signals should be connected at a time (J1 or J2).
(2)
Channels 4-8 only available for ADS1278 and ADS1178.
11
SBAU197
–
February 2012
ADS1x7xEVM-PDK
Copyright
©
2012, Texas Instruments Incorporated