TVME8240 User Manual Issue 1.2.9
Page 47 of 70
8.2.3 IP Interface Register
8.2.3.1 Revision ID Register
The Revision ID Register shows the revision of the on board IP FPGA logic.
Bit
Name
Description
15
(MSB)
14
13
12
11
10
9
8
-
Read :
Undefined
Write :
No Effect
7
6
5
4
3
2
1
0
(LSB)
REV_ID
Read:
FPGA Logic Revision ID
Write :
No Effect
Table 8-7 : Revision ID Register