![Tektronix TLA500 Series Скачать руководство пользователя страница 23](http://html1.mh-extra.com/html/tektronix/tla500-series/tla500-series_technical-reference_1078207023.webp)
Speci
fi
cations
Table 7: TLA5000 clocking
Characteristic
Description
Asynchronous clocking
Internal sampling period
1
500 ps to 50 ms in a 1-2-5 sequence. Storage control can be used to only
store data when it has changed (transitional storage)
2 ns minimum for all channels
1 ns minimum for half channels (using 2:1 demultiplex mode)
0.5 ns minimum for quarter channels (using 4:1 demultiplex mode)
Minimum recognizable word
2
(across all channels)
Channel-to-channel skew + sample uncertainty
Example: for a 2 ns sample period and a P6419, or P6434 Probe = 400 ps
+ 2 ns = 2.4 ns
Synchronous clocking
Product
Clock Channels
Number of master clock channels
3
TLA5201
TLA5202
TLA5203
TLA5204
2
4
4
4
Product
Quali
fi
er Channels
Number of quali
fi
er channels
4
TLA5201
TLA5202
TLA5203
TLA5204
0
0
2
4
Setup and hold window size
1 ns maximum, any clock to any single data or quali
fi
er channel
Setup and hold window size
(Typical)
1.5 ns, all channels
TLA5000 Series Product Speci
fi
cations & Performance Veri
fi
cation
9