AGP Aperture Size (128 MB)
This item defines the size of the aperture if you use an AGP graphics adapter.
The AGP aperture refers to a section of the PCI memory address range used
for graphics memory. We recommend that you leave this item at the default
value.
AGP Mode (4X)
This item allows you to enable or disable the caching of display data for the
processor video memory. Enabling AGP-4X Mode can greatly improve the
display speed. Disable this item if your graphics display card does not support
this feature.
AGP Driving Control (Auto)
This item is used to signal driving current on AGP cards to auto or manual.
Some AGP cards need stronger than normal driving current in order to
operate. We recommend that you set this item to the default.
•
AGP Driving Value:
When AGP Driving Control is set to Manual,
use this item to set the AGP current driving value.
Press <Esc> to return to the Advanced Chipset Setup screen.
CPU & PCI Bus Control
Scroll to this item and press <Enter> to view the following screen:
CMOS Setup Utility – Copyright (C) 1984 – 2001 Award Software
CPU & PCI Bridge Control
Item Help
PCI1 Master 0 WS Write
[Enabled]
PCI2 Master 0 WS Write
[Enabled]
PCI1 Post Write
[Enabled]
PCI2 Post Write
[Enabled]
PCI Delay Transaction
[Disabled]
Menu Level
↑
↓
→
←
: Move Enter : Select
+/-/PU/PD:Value:
F10: Save ESC: Exit F1:General Help
F5:Previous
Values
F6:Fail-Safe
Defaults F7:Optimized
Defaults
PCI 1/2 Master 0 WS Write (Enabled)
When enabled, writes to the PCI bus are executed with zero wait states,
providing faster data transfer.
PCI 1/2 Post Write (Enabled)
When enabled, writes from the CPU to PCU bus are buffered, to compensate
for the speed differences between the CPU and PCI bus. When disabled, the
writes are not buffered and the CPU must wait until the write is complete
before starting another write cycle.
PCI Delay Transaction (Disabled)
The mainboard’s chipset has an embedded 32-bit post write buffer to support
delay transactions cycles. Select Enabled to support compliance with PCI
specification version 2.1.
34
