Supero X9DRX+-F, Руководство пользователя

Страница: 57 / 115

Chapter 2: Installation
2-33
S-SA
TA
0
S-SA
TA
1
S-SA
TA
2
S-SA
TA
3
I-S
AT
A0
FAN/PCH
SP1
JSD1
JPI2C1
JPW4
JITP2
BIOS
LED3
FA
N8/CPU
2
FA
N7/CPU
1
FA
N6
FA
N5
FA
N1
FA
NA
FA
N4
FA
N3
FA
NB
JVRM_I2C
2
JVRM_I2C
1
JPG1
JPL1
JPB1
JWD1
JPW1
J4
JPW3
JPW2
3-SPGPIO3
3-SPGPIO1
3-SPGPIO2
JIPMI1
JF
1
JI2C
1JI2C
2
JL
1
JOH1
JD1
JSTBY1
JTPM
1
JBAT1
(IN X8
)
KB/MOUSE
USB2/3
IPMI_LAN
TPM/POR
T80
CPU2 Slot 7 PCI-E 3.0 x
8
CPU2 Slot 5 PCI-E 3.0 x
8
CPU1 Slot 3 PCI-E 3.0 x
8
CPU1 Slot 1 PCI-E 3.0 x
8
USB8/9 USB6/7
P2-DIMMG
1
P2-DIMMH
2
P2-DIMMH
1
P2-DIMMG
2
P2-DIMME
2
P2-DIMME
1
P2-DIMMF
2
P2-DIMMF
1
P1-DIMMD
1
P1-DIMMC
2
P1-DIMMC
1
P1-DIMMD
2
P1-DIMMA
1
P1-DIMMA
2
P1-DIMMB
1
CPU1 Slot 2 PCI-E 3.0 x
8
CPU1 Slot 4 PCI-E 3.0 x
8
CPU2 Slot 6 PCI-E 3.0 x
8
CPU1 Slot 8 PCI-E 3.0 x
8
CPU2 Slot 9 PCI-E 3.0 x
8
CPU2 Slot 10 PCI-E 3.0 x
8
CPU2 Slot
11
PCI-E 2.0 x
4
P1-DIMMB
2
COM2
UID
VGA
LAN2 LAN1
COM1
I-SA
TA
2
I-SA
TA
4
I-S
AT
A1
I-SA
TA
3
I-SA
TA
5
JPT1
USB4
USB5
JITP1
LED1
BMC CTRL
LAN
CTRL
FA
N2 LED2
JBT1
X9DRX+-F
Rev. 1.02
PCH
USB0/1
CPLD
BMC Firmware
Clock Chip
JPME
1
JPME
2
CPU1
CPU2
A
B
A. 3-SGPIO1
B. 3-SGPIO2
C. 3-SGPIO3
D. SATA Device
PWR
3-SGPIO 1/2/3 Headers
Three SGPIO (Serial-Link General
Purpose Input/Output) headers are
located on the motherboard. These
headers support Serial_Link interface
for onboard SATA connections. See
the table on the right for pin defini -
tions.
Note: NC= No Connection
3-SGPIO
Pin Definitions
Pin# Definition Pin Definition
2 NC 1 NC
4 SATA_Data_
Out0
3 Ground
6 Ground 5 SATA Load
8 NC 7 SATA Clock
C
SATA Device Power Connector
A power connector for SATA DOM
(Disk_On_Module) devices is located
at JSD1. Connect an appropriate
cable here to provide power support
for your SATA devices.
DOM PWR
Pin Definitions
Pin# Definition
1 +5V
2 Ground
3 Ground
D