Supero X9DRL-7F, Руководство пользователя

Страница: 47 / 113

Chapter 2: Installation
2-23
Power Button
Blue+ (OH/Fan Fail/
PWR FaiL/UID LED)
1
NIC1 Link LED
Reset Button
2
Power Fail LED
HDD LED
FP PWRLED
Reset
PWR
3.3 V
ID_UID_SW/3/3V Stby
Red+ (Blue LED Cathode)
Ground
Ground
19 20
3.3V
X
Ground
NMI
X
NIC2 Link LED
NIC2 Activity LED
NIC1 Activity LED
Power LED
The Power LED connection is located
on pins 15 and 16 of JF1. Refer to the
table on the right for pin definitions.
NMI Button
The non-maskable interrupt button
header is located on pins 19 and 20
of JF1. Refer to the table on the right
for pin definitions.
NMI Button
Pin Definitions (JF1)
Pin# Definition
19 Control
20 Ground
Power LED
Pin Definitions (JF1)
Pin# Definition
15 3.3V
16 PWR LED
Front Control Panel Pin Definitions
A. NMI
B. PWR LED
A
B
JCOM2
JSD1
P1-DIMMD1
P2-DIMME1
P1-DIMMB1
P2-DIMMH1
P2-DIMMG1
P1-DIMMC1
P2-DIMMF1
COM1
JPW4
JTPM1
LAN2 LAN1
JPW1
JPW2
USB4
JPI2C1
JIPMB1
FAN5
FAN2
FAN3 FAN4 FANA
JPL1 JPL2
JVRM_I2C1 JVRM_I2C2
JPG1
JPS1
JWD1
JLED1
JMLED1
LEDS1
LEDM1
LED1C
LED2
JF1
T-SGPIO1
T-SGPIO2
6-SGPIO2
I-S
AT
A1
I-SATA0
L-SAS0
Battery
JL1
JPS2 JPS3
JOH1 JI2C1 JI2C2
SP1
JUIDB1
USB0/1
X9DRL-7F/EF
Rev.1.01
PCH SLOT3 PCI-E 2.0 X4 (IN X8)
CPU1 SLOT6 PCI-E 3.0 X8
CPU1
VGA
USB8/9 USB6/7
IPMI_LAN
CPU2
JPB1
6-SGPIO1
PCH SLOT2 PCI-E 2.0 X1
CPU1 SLOT4 PCI-E 3.0 X8
I-SATA2
I-SATA3
I-SATA4
P1-DIMMA1
FP CTRL
Intel PCH
LSI 2208
CTRL
BMC
JBT1
LAN
CTRL
LAN
CTRL
L-SAS7
I-SATA5
L-SAS6
L-SAS5
L-SAS4
JPME1
JBR1
BIOS
JSTBY1
L-SAS1
L-SAS2
L-SAS3
JPME2
FAN1