Supero SUPERSERVER 5017P-TF, Руководство пользователя

Страница: 74 / 95

Chapter 7: BIOS
7-1
Configuration Request, permitting access to Extended Functions in an ARI device
immediately below the port. The options are
Disabled
and Enabled.
AtomicOp Requester Enable (Available when supported by the hardware)
When set to Enabled, this feature initiates AtomicOp requests only if Bus Mas-
ter Enable bit is in the Command Register set. The options are
Disabled and
Enabled.
AtomicOp Egress Blocking (Available when supported by the hardware)
When set to Enabled, this feature blocks outbound AtomicOp Requests via
Egress ports. The options are
Disabled and Enabled.
IDO Request Enable (Available when supported by the hardware)
When set to Enabled, this feature permits setting the number of ID-Based Or-
dering (IDO) bit (Attribute[2]) requests to be initiated. The options are
Disabled
and Enabled.
IDO Completion Enable (Available when supported by the hardware)
When set to Enabled, this feature permits setting the number of ID-Based Or-
dering (IDO) bit (Attribute[2]) requests to be initiated. The options are
Disabled
and Enabled.
LTR Mechanism Enable (Available when supported by the hardware)
When set to Enabled, this feature enables the Latency Tolerance Reporting
mechanism. The options are
Disabled and Enabled.
End-End TLP Prefix Blocking (Available when supported by the
hardware)
When set to Enabled, this feature blocks forwarding of TLPs containing End-End
TLP prefixes.
Target Link Speed (Available when supported by the hardware)
When set to Force to 2.5 or 5.0 GT/s, this feature sets an upper limit on the link
operational speed of downstream ports by restricting the values advertised by the
upstream component in its training sequences. When set to Auto, HW initialized
data will be used. The options are
Auto , Force to 2.5 GT/s, and Force to 5.0 GT/s.
Clock Power management (Available when supported by the hardware)
When set to Enabled, this feature permits the device to use CLKREQ# signal for
power management of link clock in accordance to protocol defined in appropriate
form factor specification. The options are
Disabled
and Enabled.