Supero SUPER X5DPL-8GM, Руководство пользователя

Страница: 3 / 84

iii
Preface
Preface
About This Manual
T h i s m a n u a l i s w r i t t e n f o r s y s t e m i n t e g r a t o r s , P C t e c h n i c i a n s a n d
knowledgeable PC users. It provides information for the installation and use
of the SUPER X5DPL-8GM/X5DPL-iGM mainboard. The SUPER X5DPL-8GM/
X5DPL-iGM supports single or dual Intel
®
604/603-pin Xeon TM 512K L2
cache processors at a 533/400 MHz front side bus. Please refer to the
s u p p o r t s e c t i o n o f o u r w e b s i t e ( h t t p : / / w w w . s u p e r m i c r o . c o m /
TechSupport.htm) for a complete listing of supported processors. This
product is intended to be professionally installed.
Manual Organization
Chapter 1 begins with a checklist of what should be included in your
mainboard box, describes the features, specifications and performance of
the motherboard and provides detailed information about the chipset.
Chapter 2 begins with instructions on handling static-sensitive devices.
Read this chapter when you want to install the processor and memory
modules and when mounting the mainboard in the chassis. Also refer to
this chapter to connect the floppy and hard disk drives, SCSI drives, the IDE
interfaces, the parallel and serial ports, the keyboard and mouse, the power
supply and various other connections, buttons and indicators.
If you encounter any problems, see Chapter 3 , which describes trouble-
shooting procedures for the video, the memory and the setup configuration
stored in CMOS. For quick reference, a general FAQ [Frequently Asked
Questions] section is provided. Instructions are also included for contact-
i n g t e c h n i c a l s u p p o r t . I n a d d i t i o n , y o u c a n v i s i t o u r w e b s i t e ( a t
www.supermicro.com/techsupport.htm) for more detailed information.
Chapter 4 includes an introduction to PhoenixBIOS and provides detailed
information on running the CMOS Setup utility.
Appendix A gives information on BIOS POST messages.
Appendix B provides BIOS POST codes.