Chapter 1: Introduction
1-13
1-2
Chipset Overview
The Intel
®
860 chipset is a high performance, cost-effective and energy
efficient chipset designed for AGP/PCI/LPC computer systems based on
single or dual Intel
®
Xeon
TM
603-pin processors at a 400 MHz Front Side
(system) Bus speed.
Intel's 860 chipset consists of three major components: the Memory Control-
ler Hub (MCH), the P64H and the I/O Controller Hub 2 (ICH2).
The MCH is optimized to provide superior performance between single or
dual Xeon CPUs and the dual channel RAMBUS memory operating at up to
3.2 GB/s data bus bandwidth. The MCH also supports a 4x AGP Pro accel-
erated video slot.
The P64H provides support for two PCI-64 slots and two SCSI hard disk
drive channels. It interfaces directly with the MCH.
The ICH2 is a highly integrated multifunctional I/O Controller Hub that pro-
vides the interface to the PCI Bus and integrates many of the functions
needed in today’s PC platforms.
Memory Support and AGP
The MCH supports up to 2 GB of RDRAM. The RAMBUS dual channel
memory bus can support full duplex memory bandwidth transfers at up to
3.2 GB/s. Different memory module speeds (such as 600 MHz and 800
MHz) should not be mixed. Different RDRAM memory module sizes (such as
256 MB and 512 MB) may be used in Channel A and Channel B, but those
within each channel (Bank0 and Bank1) must be the same. The MCH also
provides full 4xAGP Pro capability for maximum bus utilization, including 2x
and 4x mode transfer rates.
The ICH2 provides extensive I/O support functions and capabilities, which
include Rev 2.2 compliant PCI with support for 33 MHz PCI operations, PCI-
32 slots, ACPI Power Management Logic Support, an Enhanced DMA Con-
troller, an Interrupt Controller and timer functions, an Integrated IDE control-
ler supporting Ultra ATA100/66/33, a USB host interface with support for
four USB ports, two host controllers, an Integrated LAN Controller, a Sys-
tem Management Bus (SMBus) with additional support for I
2
C devices, an
AC97 2.1 Compliant Link for Audio and Telephony codecs, a Low Pin Count
(LPC) interface, Firmware Hub (FWH) interface support and Alert On LAN
(AOL).
Содержание P4DCE Plus II
Страница 9: ...Chapter 1 Introduction 1 3 Notes...
Страница 26: ...1 20 SUPER P4DC6 P4DC6 P4DC6 II P4DCE P4DCE P4DCE II User s Manual Notes...
Страница 50: ...2 24 SUPER P4DC6 P4DC6 P4DC6 II P4DCE P4DCE P4DCE II User s Manual Notes...
Страница 82: ...SUPER P4DC6 P4DC6 P4DC6 II P4DCE P4DCE P4DCE II User s Manual 4 26 Notes...
Страница 83: ...4 27 Chapter 4 AwardBIOS...
Страница 93: ...B 6 SUPER P4DC6 P4DC6 P4DC6 II P4DCE P4DCE P4DCE II User s Manual Notes...
Страница 95: ...C 2 SUPER P4DC6 P4DC6 P4DC6 II P4DCE P4DCE P4DCE II User s Manual Notes...