Functional overview
STM32F038x6
12/102
DocID026079 Rev 3
3.4 Cyclic
redundancy
check calculation unit (CRC)
The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit
data word and a CRC-32 (Ethernet) polynomial.
Among other applications, CRC-based techniques are used to verify data transmission or
storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of
verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of
the software during runtime, to be compared with a reference signature generated at link-
time and stored at a given memory location.
3.5 Power
management
3.5.1
Power supply schemes
•
V
DD
= V
DDIO1
= 1.8 V
±
8%: external power supply for I/Os (V
DDIO1
) and digital logic. It
is provided externally through VDD pins.
•
V
DDA
= from V
DD
to 3.6 V: external analog power supply for ADC, RCs and PLL
(minimum voltage to be applied to V
DDA
is 2.4 V when the ADC is used). It is provided
externally through VDDA pin. The V
DDA
voltage level must be always greater or equal
to the V
DD
voltage level and must be established first.
•
V
BAT
= 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and
backup registers (through power switch) when V
DD
is not present.
For more details on how to connect power pins, refer to
Figure 11: Power supply scheme
3.5.2 Power-on
reset
To guarantee a proper power-on reset, the NPOR pin must be held low until V
DD
is stable.
When V
DD
is stable, the reset state can be exited either by:
•
putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
•
forcing the pin to high level by connecting it to V
DDA
3.5.3 Low-power
modes
The STM32F038x6 microcontrollers support two low-power modes to achieve the best
compromise between low power consumption, short startup time and available wakeup
sources:
•
Sleep
mode
In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can
wake up the CPU when an interrupt/event occurs.
•
Stop
mode
Stop mode achieves very low power consumption while retaining the content of SRAM
and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the
HSE crystal oscillators are disabled.
The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line
source can be one of the 16 external lines, RTC, I2C1 or USART1.
USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as
to get clock for processing incoming data.