![ST STM32479I-EVAL Скачать руководство пользователя страница 17](http://html1.mh-extra.com/html/st/stm32479i-eval/stm32479i-eval_user-manual_1356071017.webp)
DocID028194 Rev 1
17/77
UM1935
Hardware Layout and configuration
76
5.5 Boot
option
STM32479I-EVAL evaluation board can boot from:
Embedded User Flash
System memory with boot loader for ISP
Embedded SRAM for debugging
The boot option is configured by setting switch SW1 (BOOT0) and SW2 (BOOT1). The
BOOT0 can be configured also via RS232 connector CN7.
5.6 Audio
An audio codec WM8994ECS/R with 4 DACs and 2 ADCs inside is connected to SAI
interface of STM32F479NIH6 to support TDM feature on SAI port. This feature is able to
implement audio recording on digital and analog microphones, audio playback of different
audio stream on headphone and lineout at the same time.
It communicates with STM32F479NIH6 via I2C1 bus which is shared with LCD, camera
module, RF-EEPROM and MFX (Multi Function eXpander).
Table 4. Boot related switch
Switch configuration
Boot from
SW1
SW2
-
X
STM32479I-EVAL boot from
User Flash
when SW1 is set
as shown to the left. (Default setting)
STM32479I-EVAL boot from
System Memory
when SW1
and SW2 are set as shown to the left.
STM32479I-EVAL boot from
Embedded SRAM
when SW1
and SW2 are set as shown to the left.
Table 5. Boot0 related jumpers
Jumper
Description
JP1
The Bootloader_BOOT0 is managed by pin 6 of connector CN7 (RS232 DSR signal)
when JP1 is closed. This configuration is used to boot from Embedded SRAM or
System Memory, depending on SW2.
Default Setting: Not fitted
SW1
0<->1
SW1
0<->1
SW1
0<->1
All manuals and user guides at all-guides.com