
ST7735R
V0.2
114
2009-08-05
Memory
Display
Top-left (0, 0)
ML="0"
Memory
Display
Top-left (0, 0)
ML="1"
S
e
n
d
f
ir
s
t
S
e
n
d
2
n
d
S
e
n
d
3
rd
S
e
n
d
la
s
t
S
e
n
d
f
ir
s
t
S
e
n
d
2
n
d
S
e
n
d
3
rd
S
e
n
d
la
s
t
Top-left (0, 0)
Top-left (0, 0)
Default
Status
Default Value
Power On Sequence
MY=0,MX=0,MV=0,ML=0,RGB=0,MH=0
S/W Reset
No Change
H/W Reset
MY=0,MX=0,MV=0,ML=0,RGB=0,MH=0
Flow Chart
Command
Parameter
Display
Action
Mode
Legend
Sequential
transter
MADCTL
1st parameter
B[7:0]
Содержание ST7735R
Страница 31: ...ST7735R V0 2 31 2009 08 05 Figure 9 3 2 6800 series parallel bus protocol write to register or display RAM ...
Страница 92: ...ST7735R V0 2 92 2009 08 05 Flow Chart ...
Страница 103: ...ST7735R V0 2 103 2009 08 05 Flow Chart ...
Страница 110: ...ST7735R V0 2 110 2009 08 05 Flow Chart ...
Страница 133: ...ST7735R V0 2 133 2009 08 05 Flow Chart ...
Страница 135: ...ST7735R V0 2 135 2009 08 05 Flow Chart ...
Страница 137: ...ST7735R V0 2 137 2009 08 05 Flow Chart ...
Страница 141: ...ST7735R V0 2 141 2009 08 05 Flow Chart ...
Страница 149: ...ST7735R V0 2 149 2009 08 05 Flow Chart ...