Serial interface
L6470
34/64
Doc ID 16737 Rev 2
8 Serial
interface
The integrated 8bit serial peripheral interface (SPI) is used for a synchronous serial
communication between the host microprocessor (always master) and the L6470 (always
slave).
The SPI uses chip select (CS), serial clock (CK), serial data input (SDI) and serial data
output (SDO) pins. When CS is high the device is unselected and the SDO line is inactive
(high-impedance).
The communication starts when CS is forced low. The CK line is used for synchronization of
data communication.
All commands and data bytes are shifted into the device through the SDI input, most
significant bit first. The SDI is sampled on the rising edges of the CK.
All output data bytes are shifted out of the device through the SDO output, most significant
bit first.- The SDO is latched on the falling edges of the CK. When a return value from the
device is not available, an all zero byte is sent.
After each byte transmission the CS input must be raised and be kept high for at least t
disCS
in order to allow the device to decode the received command and put into the shift register
the return value.
All timing requirements are shown in
(see respective electrical characteristics
section for values).
Multiple devices can be connected in daisy-chain configuration, as shown in
.
Figure 16.
SPI timings diagram
!-V
#+
3$)
3$/
#3
-3"
,3"
,3"
.
.
-3"
(I:
.
.
T
SET#3
T
EN3$/
T
SET3$)
T
HOL3$)
T
V3$/
T
HOL3$/
T
R#+
T
F#+
T
H#+
T
L#+
T
DIS3$/
T
HOL3$/
T
DIS#3
-3"
