Sony SRX-R320, Руководство по обслуживанию

Страница: 342 / 406

C-142
SRX-R320
C-142
2
3
4
5
1
A B C D E F G H
PR-300 (18/25)
SUFFIX: -15
PR-300 (18/25)
SUFFIX: -15
PR-300 (18/25)
BOARD NO. 1-873-515-15
Tx FPGA mode
0 RED
0 BLUE
0
1 0 GREEN
MODE1
1
MODE0
1
AS Fast POR(3.3V)
0
0
0
AS Standard POR(3.0/2.5V)
1
0
MSEL
Cyclone III Configuration schemes
pull-down resistors that are always active.
The MSEL[3..0] pins have 9kohm internal
(3)
0
PS Standard POR(3.3/3.0/2.5V)
DFD data input 77MHz
1
0
0
0
0
0
1
AS Standard POR(3.3V)
2
1
0
1
AS Fast POR(3.0/2.5V) 0
1
0
Configuration schemes
0
1
Clock input 77MHz
DFD data input 77MHz
DFD IO
DDR2 Memory IO
DFD IO
DDR2 Memory IO
DDR2 Memory IO
DDR2 Memory IO
LVDS IO
LVDS IO
GREEN is wobling master
DFD data input 77MHz
1
0
30ohm@100MHz
1608
Vout
1
VID voltage select settings
1
0.8V
1
1
1.25V
0
1
0
Max 1500mA
VS2
1
0
VS0
0 0
0
30ohm@100MHz 30ohm@100MHz
1
1
0
3.3V
VS1
VID
0
Max 1500mA
1
1608
1.5V
2.5V
0 0
User Selectable
1.8V 1
Max 1500mA
1608
0
1.2V
1
33ohm@100MHz
Max 3000mA
1608
Max 200mA
1005
1000ohm@100MHz
LVDS / VCCIO=2.5V
LVDS / VCCIO=2.5V
LVTTL / VCCIO=3.0V LVTTL / VCCIO=3.0V
DFD data input 77MHz
Clock input 77MHz Clock input 77MHz
462MHz (77Mx6)
LVDS OUT
462MHz (77Mx6)
LVDS OUT
(GNDA2)
(GNDA1)
(GNDA3)
(GNDA4)
*GRN0[9]
*GRN0[10]
*GRN0[11]
*GRN0[0]
*GRN0[1]
*GRN0[2]
*GRN0[3]
*GRN0[4]
*GRN0[5]
*GRN0[6]
*GRN0[7]
*GRN0[8]
*GRN1[2]
*GRN1[5]
*GRN1[8]
*GRN1[3]
*GRN1[9]
*GRN1[10]
*GRN1[4]
*GRN1[1]
*GRN1[0]
*GRN1[7]
*GRN1[6]
*GRN1[11]
*GRN1[7]
*GRN1[8]
*GRN1[5]
*GRN1[11]
*GRN1[3]
*GRN1[0]
*GRN1[9]
*GRN1[2]
*GRN1[10]
*GRN1[6]
*GRN1[1]
*GRN1[4]
*GRN0[8]
*GRN0[6]
*GRN0[9]
*GRN0[1]
*GRN0[11]
*GRN0[4]
*GRN0[7]
*GRN0[0]
*GRN0[3]
*GRN0[2]
*GRN0[10]
*GRN0[5]
P22
MSEL3
M22
MSEL2
P23
MSEL1
N22
MSEL0
T22
IO273/DIFFIO_R32n/DEV_OE
T21
IO272/DIFFIO_R32p/DEV_CLRn
P28
IO251/DIFFIO_R24n/nCEO
P27
IO250/DIFFIO_R24p/CLKUSR
R8
nCE
P24
CONF_DONE
P4
nCONFIG
P3
DCLK
N7
IO240/DATA0
M6
nSTATUS
P8
TMS
P7
TDI
P6
TDO
P5
TCK
IC1800 (9/11)
EP3C40F780C6N(60)
N21
IO242/VREFB6N3
IO236_DQ0R
M27
M25
IO234/VREFB6N2
M21
IO231/VREFB6N1
J26
IO193
J22
IO189/VREFB6N0
IO127_DQ2R
F26
K25
IO203/DIFFIO_R28n
M24
IO233/DIFFIO_R28p
P26
IO249/DIFFIO_R27n/INIT_DONE
P25
IO248/DIFFIO_R27p/CRC_ERROR
H26
IO177/DIFFIO_R26n
L25
IO219/DIFFIO_R26p
N25
IO243/DIFFIO_R25n
G24
IO153/DIFFIO_R25p
IO244/DIFFIO_R23n_DQS0R
N26
L22
IO216/DIFFIO_R23p
IO237/DIFFIO_R22n_DQ0R
M28
M23
IO232/DIFFIO_R22p
L20
IO215/DIFFIO_R21n
IO235/DIFFIO_R21p_DQ0R
M26
K22
IO202/DIFFIO_R20n
L23
IO217/DIFFIO_R20p
H25
IO176/DIFFIO_R19n
K21
IO201/DIFFIO_R19p
J23
IO190/DIFFIO_R18n
IO222/DIFFIO_R18p_DQ0R
L28
IO221/DIFFIO_R17n_DQ0R
L27
IO218/DIFFIO_R17p_DQ0R
L24
E25
IO104/DIFFIO_R16n
IO206/DIFFIO_R16p_DQ0R
K28
F24
IO125/DIFFIO_R15n
IO205/DIFFIO_R15p_DQ0R
K27
J24
IO191/DIFFIO_R14n
IO220/DIFFIO_R14p_DM2R
L26
H23
IO174/DIFFIO_R13n
J25
IO192/DIFFIO_R13p
IO157/DIFFIO_R12n/nWE_DQ2R
G28
IO156/DIFFIO_R12p/nOE_DQ2R
G27
H22
IO173/DIFFIO_R11n
H24
IO175/DIFFIO_R11p
G25
IO154/DIFFIO_R10n
IO204/DIFFIO_R10p_DQ2R
K26
G26
IO155/DIFFIO_R9n
G23
IO152/DIFFIO_R9p
IO129/DIFFIO_R8n/nAVD_DQ2R
F28
F27
IO128/DIFFIO_R8p
IO107/DIFFIO_R7n/PADD23_DQ2R
E28
G22
IO151/DIFFIO_R7p
IO106/DIFFIO_R6n_DQ2R
E27
H21
IO172/DIFFIO_R6p
D28
IO85/DIFFIO_R5n/PADD22
IO84/DIFFIO_R5p/PADD21_DQ2R
D27
IO57/DIFFIO_R4n/PADD20_DQS2R
C27
F25
IO126/DIFFIO_R4p
E26
IO105/DIFFIO_R3n
E24
IO103/DIFFIO_R3p
D25
IO82/DIFFIO_R2n
D24
IO81/DIFFIO_R2p
D26
IO83/DIFFIO_R1n
C26
IO56/DIFFIO_R1p
J28
CLK5/DIFFCLK_2n
J27
CLK4/DIFFCLK_2p
IC1800 (6/11)
EP3C40F780C6N(60)
IO486_DQS3R
AF27
AD25
IO429
AB23
IO383/RDN3
AA24
IO359/VREFB5N3
AA22
IO357/RUP3
W25
IO321
V26
IO307
V22
IO303
U24
IO287/VREFB5N2
U23
IO286/VREFB5N1
R27
IO265
R24
IO262/VREFB5N0
P21
IO247
AA21
IO356/DIFFIO_R56n
AB22
IO382/DIFFIO_R56p
IO384/DIFFIO_R55n_DM3R
AB24
AC24
IO406/DIFFIO_R55p
AE26
IO458/DIFFIO_R54n
AE27
IO459/DIFFIO_R54p
Y22
IO337/DIFFIO_R53n
AD24
IO428/DIFFIO_R53p
AC25
IO407/DIFFIO_R52n
IO430/DIFFIO_R52p_DQ3R
AD26
IO460/DIFFIO_R51n_DQ3R
AE28
AA23
IO358/DIFFIO_R51p
IO432/DIFFIO_R50n_DQ3R
AD28
Y23
IO338/DIFFIO_R50p
IO431/DIFFIO_R49n_DQ3R
AD27
AC26
IO408/DIFFIO_R49p
IO339/DIFFIO_R48n_DQ3R
Y24
W22
IO320/DIFFIO_R48p
IO410/DIFFIO_R47n_DQ3R
AC28
W21
IO319/DIFFIO_R47p
IO409/DIFFIO_R46n_DQ3R
AC27
IO386/DIFFIO_R46p_DQ3R
AB26
IO361/DIFFIO_R45n_DQ3R
AA26
U26
IO289/DIFFIO_R45p
IO388/DIFFIO_R44n_DM1R
AB28
IO387/DIFFIO_R44p_DQ1R
AB27
V21
IO302/DIFFIO_R43n
IO341/DIFFIO_R43p_DQ1R
Y26
U20
IO284/DIFFIO_R42n
IO322/DIFFIO_R42p_DQ1R
W26
IO323/DIFFIO_R41n_DQ1R
W27
IO324/DIFFIO_R41p_DQ1R
W28
AB25
IO385/DIFFIO_R40n
IO309/DIFFIO_R40p_DQ1R
V28
AA25
IO360/DIFFIO_R39n
V27
IO308/DIFFIO_R39p
IO306/DIFFIO_R38n_DQ1R
V25
R22
IO260/DIFFIO_R38p
V24
IO305/DIFFIO_R37n
U27
IO290/DIFFIO_R37p
V23
IO304/DIFFIO_R36n
IO291/DIFFIO_R36p_DQ1R
U28
Y25
IO340/DIFFIO_R35n
T26
IO275/DIFFIO_R35p
W20
IO318/DIFFIO_R34n
U22
IO285/DIFFIO_R34p
V20
IO301/DIFFIO_R33n
IO274/DIFFIO_R33p_DQS1R
T25
IO264/DIFFIO_R31n_DQ1R
R26
R25
IO263/DIFFIO_R31p
IO266/DIFFIO_R30n_DM0R
R28
U25
IO288/DIFFIO_R30p
R23
IO261/DIFFIO_R29n
R21
IO259/DIFFIO_R29p
Y28
CLK7/DIFFCLK_3n
Y27
CLK6/DIFFCLK_3p
IC1800 (5/11)
EP3C40F780C6N(60)
J13
VCCIO8_9
H11
VCCIO8_8
E13
VCCIO8_7
E9
VCCIO8_6
E6
VCCIO8_5
A13
VCCIO8_4
A9
VCCIO8_3
A5
VCCIO8_2
A2
VCCIO8_1
J15
VCCIO7_9
H18
VCCIO7_8
E23
VCCIO7_7
E20
VCCIO7_6
E16
VCCIO7_5
A27
VCCIO7_4
A24
VCCIO7_3
A20
VCCIO7_2
A16
VCCIO7_1
N28
VCCIO6_6
N24
VCCIO6_5
L21
VCCIO6_4
K24
VCCIO6_3
H28
VCCIO6_2
B28
VCCIO6_1
AG28
VCCIO5_6
AA28
VCCIO5_5
W24
VCCIO5_4
U21
VCCIO5_3
T28
VCCIO5_2
T24
VCCIO5_1
AH27
VCCIO4_9
AH24
VCCIO4_8
AH20
VCCIO4_7
AH16
VCCIO4_6
AD23
VCCIO4_5
AD20
VCCIO4_4
AD16
VCCIO4_3
AA18
VCCIO4_2
Y16
VCCIO4_1
AH13
VCCIO3_9
AH9
VCCIO3_8
AH5
VCCIO3_7
AH2
VCCIO3_6
AD13
VCCIO3_5
AD9
VCCIO3_4
AD6
VCCIO3_3
AB10
VCCIO3_2
AA11
VCCIO3_1
AG1
VCCIO2_6
AA1
VCCIO2_5
W7
VCCIO2_4
W5
VCCIO2_3
T5
VCCIO2_2
T1
VCCIO2_1
N5
VCCIO1_6
N1
VCCIO1_5
K8
VCCIO1_4
K5
VCCIO1_3
H1
VCCIO1_2
B1
VCCIO1_1
AA20
GNDA4
Y21
VCCA4
H9
GNDA3
J8
VCCA3
H20
GNDA2
J21
VCCA2
AA9
GNDA1
Y8
VCCA1
Y20
VCCD_PLL4
J9
VCCD_PLL3
J20
VCCD_PLL2
Y9
VCCD_PLL1
W18
VCCINT50
W14
VCCINT49
W12
VCCINT48
V19
VCCINT47
V17
VCCINT46
V15
VCCINT45
V13
VCCINT44
V11
VCCINT43
U18
VCCINT42
U16
VCCINT41
U14
VCCINT40
U12
VCCINT39
U10
VCCINT38
T19
VCCINT37
T17
VCCINT36
T15
VCCINT35
T13
VCCINT34
T11
VCCINT33
R20
VCCINT32
R18
VCCINT31
R16
VCCINT30
R14
VCCINT29
R12
VCCINT28
R10
VCCINT27
P19
VCCINT26
P17
VCCINT25
P15
VCCINT24
P13
VCCINT23
P11
VCCINT22
P9
VCCINT21
N20
VCCINT20
N18
VCCINT19
N16
VCCINT18
N14
VCCINT17
N12
VCCINT16
N10
VCCINT15
M19
VCCINT14
M17
VCCINT13
M15
VCCINT12
M13
VCCINT11
M11
VCCINT10
L18
VCCINT9
L16
VCCINT8
L14
VCCINT7
L12
VCCINT6
L10
VCCINT5
K19
VCCINT4
K17
VCCINT3
K11
VCCINT2
K9
VCCINT1
IC1800 (10/11)
EP3C40F780C6N(60)
IO435_DQS3L
AE3
AD4
IO414
AB8
IO369
AB4
IO365/VREFB2N3
AA3
IO342
W9
IO315
V9
IO300
V8
IO299/VREFB2N2
IO292_DQ1L
V1
U8
IO283/RDN1
U7
IO282/RUP1
T8
IO270/VREFB2N0
T7
IO269/VREFB2N1
AF3
IO462/DIFFIO_L54n
AE4
IO436/DIFFIO_L54p
AD5
IO415/DIFFIO_L53n
AC5
IO393/DIFFIO_L53p
AD3
IO413/DIFFIO_L52n
AC4
IO392/DIFFIO_L52p
AB5
IO366/DIFFIO_L51n
AB6
IO367/DIFFIO_L51p
IO461/DIFFIO_L50n_DM3L
AF2
AA5
IO344/DIFFIO_L50p
IO434/DIFFIO_L49n_DQ3L
AE2
AE1
IO433/DIFFIO_L49p
AC7
IO394/DIFFIO_L48n
AB7
IO368/DIFFIO_L48p
IO343/DIFFIO_L47n_DQ3L
AA4
IO364/DIFFIO_L47p_DQ3L
AB3
AD1
IO411/DIFFIO_L46n
IO412/DIFFIO_L46p_DQ3L
AD2
IO391/DIFFIO_L45n_DQ3L
AC3
V7
IO298/DIFFIO_L45p
IO389/DIFFIO_L44n_DQ3L
AC1
W8
IO314/DIFFIO_L44p
IO390/DIFFIO_L43n_DQ3L
AC2
T9
IO271/DIFFIO_L43p
Y3
IO325/DIFFIO_L42n
IO326/DIFFIO_L42p_DQ3L
Y4
Y7
IO329/DIFFIO_L41n
AA8
IO347/DIFFIO_L41p
AA6
IO345/DIFFIO_L40n
AA7
IO346/DIFFIO_L40p
IO281/DIFFIO_L39n_DQ3L
U6
V5
IO296/DIFFIO_L39p
Y6
IO328/DIFFIO_L38n
Y5
IO327/DIFFIO_L38p
U5
IO280/DIFFIO_L37n
V6
IO297/DIFFIO_L37p
W4
IO313/DIFFIO_L36n
W3
IO312/DIFFIO_L36p
IO310/DIFFIO_L35n_DM1L
W1
IO311/DIFFIO_L35p_DQ1L
W2
AB1
IO362/DIFFIO_L34n
IO363/DIFFIO_L34p_DQS1L
AB2
IO293/DIFFIO_L33n_DQ1L
V2
V3
IO294/DIFFIO_L33p
IO295/DIFFIO_L32n_DQ1L
V4
IO276/DIFFIO_L32p_DQ1L
U1
IO256/DIFFIO_L31n_DQ1L
R5
U4
IO279/DIFFIO_L31p
T3
IO267/DIFFIO_L30n
IO268/DIFFIO_L30p_DQ1L
T4
R7
IO258/DIFFIO_L29n
IO255/DIFFIO_L29p_DQ1L
R4
R6
IO257/DIFFIO_L28n
IO254/DIFFIO_L28p_DQ1L
R3
U2
IO277/DIFFIO_L27n
IO278/DIFFIO_L27p_DM0L
U3
R1
IO252/DIFFIO_L26n
IO253/DIFFIO_L26p_DQ0L
R2
Y1
CLK3/DIFFCLK_1n
Y2
CLK2/DIFFCLK_1p
IC1800 (2/11)
EP3C40F780C6N(60)
N8
IO241/VREFB1N2
M9
IO230
M5
IO227/VREFB1N3
M4
IO226
L5
IO211/VREFB1N1
IO195_DQS0L
K2
H7
IO162/VREFB1N0
IO245/DIFFIO_L25n_DQ0L
P1
P2
IO246/DIFFIO_L25p
IO223/DIFFIO_L24n_DQ0L
M1
M2
IO224/DIFFIO_L24p
IO207/DIFFIO_L23n_DQ0L
L1
L2
IO208/DIFFIO_L23p
N3
IO238/DIFFIO_L22n
N4
IO239/DIFFIO_L22p
IO194/DIFFIO_L21n_DQ0L
K1
M3
IO225/DIFFIO_L21p
G1
IO130/DIFFIO_L20n
IO131/DIFFIO_L20p_DQ0L
G2
IO178/DIFFIO_L19n_DQ0L
J3
J4
IO179/DIFFIO_L19p
H5
IO160/DIFFIO_L18n
H6
IO161/DIFFIO_L18p
L3
IO209/DIFFIO_L17n
L4
IO210/DIFFIO_L17p
M7
IO228/DIFFIO_L16n
M8
IO229/DIFFIO_L16p
L7
IO213/DIFFIO_L15n
L8
IO214/DIFFIO_L15p
L6
IO212/DIFFIO_L14n
K7
IO198/DIFFIO_L14p
K3
IO196/DIFFIO_L13n
K4
IO197/DIFFIO_L13p
IO108/DIFFIO_L12n_DQ0L
F1
IO109/DIFFIO_L12p_DM2L
F2
J7
IO182/DIFFIO_L11n
E1
IO86/DIFFIO_L11p
J6
IO181/DIFFIO_L10n
E2
IO87/DIFFIO_L10p/FLASH_nCE/nCSO
G3
IO132/DIFFIO_L9n
IO133/DIFFIO_L9p_DQ2L
G4
F4
IO111/DIFFIO_L8n/DATA1/ASDO
IO112/DIFFIO_L8p_DQ2L
F5
IO110/DIFFIO_L7n_DQ2L
F3
IO88/DIFFIO_L7p_DQS2L
E3
G7
IO136/DIFFIO_L6n
J5
IO180/DIFFIO_L6p
H3
IO158/DIFFIO_L5n
H4
IO159/DIFFIO_L5p
IO134/DIFFIO_L4n_DQ2L
G5
IO135/DIFFIO_L4p/nRESET_DQ2L
G6
E4
IO89/DIFFIO_L3n
E5
IO90/DIFFIO_L3p
IO58/DIFFIO_L2n_DQ2L
D1
IO59/DIFFIO_L2p_DQ2L
D2
IO32/DIFFIO_L1n_DQ2L
C2
D3
IO60/DIFFIO_L1p
J1
CLK1/DIFFCLK_0n
J2
CLK0/DIFFCLK_0p
IC1800 (1/11)
EP3C40F780C6N(60)
R1810
22
R1809
10
R1808
10
R1807
10
R1806
10
CL1801
CL1800
018-E3 FPGA_MODE1_TX_G
+3.0V_TXG
GND
R1804
1k
R1803
1k
R1805
1k
018-J3 LED2_TX_G
D1801
SML-D12M8WT86SM
R1802
1k
018-E3 FPGA_MODE0_TX_G
018-J3 LED1_TX_G
D1800
SML-D12M8WT86SM
+3.0V
002-K8,004-J6,005-J6,014-C9,022-C9 CONF_DONE
006-J6
DFD_OUT_UP_GRN0
R1800
22
018-L9 FPGA_MODE0_TX_G
018-L9 FPGA_MODE1_TX_G
002-C7,004-J6,005-J6,014-J7,022-J7
INIT_DONE
018-J10 LED2_TX_G
008-J7 DFD_OUT_UP_GRN1 002-E2 CLK_77M_TX_G
006-F8,014-J3,022-J3
DFVD_UP
006-F8,014-J3,022-J3 DFHD_UP
002-F6,004-F6,005-F6,014-J2,022-J2 RESET
001-K7,004-B2,014-J3,022-J3 SCL1_FPGA
010-F8,014-J3,022-J3
DFVD_DWN
001-K7,004-B2,014-J3,022-J3 SDA1_FPGA
010-F8,014-J3,022-J3 DFHD_DWN
018-J10 LED1_TX_G
C1865 0.1uF
+3.0V_TXG
GND
C1869 0.1uF
C1846 0.1uF
C1853 0.1uF
C1858 0.1uF
C1860 0.1uF
C1855 0.1uF
C1850 0.1uF
C1868 0.1uF
C1863 0.1uF
C1849 0.1uF
C1856 0.1uF
C1866 0.1uF
C1862 0.1uF
C1867 0.1uF
+3.0V_TXG
C1852 0.1uF
+1.8V_TXG
C1859 0.1uF
+1.8V_TXG
+2.5V_TXG
C1847 0.1uF
GND
GND
GND
C1861 0.1uF
C1848 0.1uF
GND
+1.8V_TXG
GND
+1.8V_TXG
C1857 0.1uF
+2.5V_TXG
C1851 0.1uF
C1864 0.1uF
GND
GND
C1854 0.1uF
C1837
0.1uF
C1833
0.01uF
C1838
0.1uF
C1834
0.01uF
C1835
0.01uF
C1839
0.1uF
C1832 0.1uF
C1831 0.1uF
C1830 0.1uF
C1829 0.1uF
C1828 1000pF
C1827 1000pF
C1825 0.1uF
C1826 0.1uF
C1822 0.1uF
C1821 0.1uF
C1823 1000pF
C1824 1000pF
C1819 1000pF
C1817 0.1uF
C1818 0.1uF
C1820 1000pF
C1816 1000pF
C1814 0.1uF
C1813 0.1uF
C1815 1000pF
GND
C1811 1000pF
C1812 1000pF
C1809 0.1uF
C1810 0.1uF
R1801
22
001-B4,003-D8,003-F3,003-L6,004-M7,014-G9,017-L7,021-L7,022-F9,025-L7
PR_PWR_ERR
CL1803
CL1802
001-D7,001-F9,014-B1,022-B1 WOBLING_OUT
001-C7,001-F8
WOBLING_IN
014-B3 RESERVE_TXR_TXG_2
022-B3 RESERVE_TXG_TXB_1
022-B3 RESERVE_TXG_TXB_2
004-B5 RESERVE_RXU_TXG_1
014-B3 RESERVE_TXR_TXG_1
004-B5 RESERVE_RXU_TXG_2
005-B5 RESERVE_RXD_TXG_2
005-B5 RESERVE_RXD_TXG_1
012-J7
DFD_OUT_DWN_GRN1
+1.8V
C1806
22uF
6.3V
3216
FB1800
C1803
0.1uF
GND
GND
FB1802
+2.5V
C1845
10uF
+3.0V_TXG +1.8V_TXG
C1802
1uF
1608
+2.5V_TXG
GND
GND
GND
C1800
10uF
3216
FB1804
+3.0V
C1843
10uF
+3.0V
C1844
10uF
C1808
10uF
GND
GND
+1.2V_TXG
25
EPAD
24
NC[SW]:5
23
NC[SW]:4
22
NC[SW]:3
21
NC[SW]:2
20
PVIN:2
19
PVIN:1
18
ENABLE
17
POK
16
AVIN
15
AGND
14
VFB
13
VSENSE
12
VS0
11
VS1
10
VS2
9
PGND:4
8
PGND:3
7
VOUT:4
6
VOUT:3
5
VOUT:2
4
VOUT:1
3
PGND:2
2
PGND:1
1
NC[SW]:1
IC1801
EN5322QI
C1804
0.1uF
16V
C1842
10uF
C1801
0.1uF
C1805
22uF
6.3V
3216
+3.0V
GND
FB1803
C1841
10uF
+1.2V_TXG
FB1801
C1807
4.7uF
+2.5V_PLL
C1840
0.1uF
C1836
0.01uF
001-B4 DFD_DG0-
001-B5
001-B5 DFD_UG0-
001-B5 DFD_DG6-
001-C5 DFD_DG7-
001-D5 DFD
001-D4
001-C5 DFD_UG5-
001-B5 DFD_
001-C5
DFD_UG1-
001-D5
001-B5
001-C4 DFD_DG3-
001-D4
001-C5
DFD_UG7-
001-D4
001-B4
001-B5 DFD_SYNC_DG-
001-B5 DFD_UG4-
001-D5
001-B4 DFD_DG4-
001-B5 DFD_
001-B5
001-D5
001-C5 DFD_CLK_UG-
001-B5
001-B4
001-C5
DFD_UG3-
001-B5
DFD_UG2-
001-D5
001-D5 DFD
001-B5 DFD_UG6-
001-B5 DFD_SYNC_UG-
001-B4
001-B4 DFD_DG2-
001-C4 DFD_DG5-
001-C4 DFD_DG1-
001-D5
001-B5
001-C5 DFD_CLK_DG-
001-L4 TMS_TX_G
022-C8 TD_TX_G_to_TX_B
014-C8 TD_TX_R_to_TX_G
001-M5 TCK_TX_G
002-M6,004-B3,005-B3,014-C9,022-C9 nCONFIG
004-J6,014-C9,022-C9 RX_nCEO
002-K8,004-B3,005-B3,014-C9,022-C9 nSTATUS
002-M4 DCLK_TX_G
002-M3 DATA0_TX_G
010-J6 DFD_OUT_DWN_GRN0
010-F8 DFCLK_DWN_G 006-F8 DFCLK_UP_G