Sony SPP-930, Руководство по обслуживанию

Страница: 31 / 60

– 31 –
HANDSET UNIT SECTION
IC3 LCD442349DW
Pin No. Pin name I/O Description
–––––––––––––
1 RESET I Reset terminal.
2 IRQ I External interrupt terminal.
3 – 6 COL3 – 0 O Key matrix scan output terminal.
7 – 10 ROW4 – 1 I Key matrix scan input terminal.
11 PLL DATA O Data output for PLL.
12 PLL EN O PLL enable.
13 PLL CLK O Serial clock for PLL.
14 VSS – Power supply terminal (Ground).
15 TX ENABLE O TX circuit enable terminal.
16 RX ENABLE O RX circuit enable terminal.
17 LED CONT1 O TALK LED drive.
18 LED CONT2 O BATTLOW LED drive.
19 MUTE O TX/RX mute terminal.
20 RING O Ringer signal output.
21 ATE IO I/O For automatic testing equipment.
22 LO BATT I Low battery detection terminal.
23 CRADLE DET I On cradle detection terminal.
24 TX DATA O TX data output terminal.
25 RX DATA I RX data input terminal.
26 OSC2 O System clock oscillator (4kHz).
27 OSC1 I System clock oscillator (4kHz).
28 Vdd – Power supply terminal (+3V).
6-1. EXPLANATION OF IC TERMINALS
Pin No. Pin name I/O Description
–––––––––––––
1 RESET I Reset terminal.
2 IRQ I External interrupt terminal.
3 – 8 PA7 – 2 O Used for DTMF genaration.
9 EEPROM SEL O Chip select for EEPROM.
10 PLL EN O Chip select for PLL.
11 SDO O Serial data output.
12 SDI I Serial data input.
13 SCK O Serial clock.
14 VSS – Power supply terminal (Ground).
15 TX ENABLE O TX circuit enable terminal.
16 MUTE O TX/RX mute terminal.
17 OFF HOOK O Telephone line ON/OFF control.
18 CAR DET I Caeeier frequency detect terminal.
19 CRADLE DET I On cradle detection terminal.
20 RING DET1 I Ring detect terminal.
21 PAGE I Page key input terminal.
22 TPONE/PULSE I Dial mode switch input (H : Pulse, L : Tone).
23 ATE IO I/O For automatic testing equipment.
24 TX DATA O TX data output terminal.
25 RX DATA I RX data input terminal.
26 OSC2 O System clock oscillator (4kHz).
27 OSC1 I System clock oscillator (4kHz).
28 Vdd – Power supply terminal (+5V).
SECTION 6
DIAGRAMS
BASE UNIT SECTION
IC3 LCC442350DW