![Sony RDR-GXD310 Скачать руководство пользователя страница 59](http://html.mh-extra.com/html/sony/rdr-gxd310/rdr-gxd310_service-manual_404751059.webp)
RDR-GXD310/HXD710/HXD910
6.3V
C100
47u
6.3V
C101
47u
6.3V
C102
47u
50V
470p
B
C132
47
R103
47
R107
47
R130
47
R105
47
R115
100
R113
100
R108
100
R102
10k
R149
10k
R148
R192
10k
RB105
10kx4
RB100
10kx4
RB102
47x4
4700
R193
4700
R194
100
R196
100
R197
RB103
47x4
10k
R150
10k
R151
10kx4
RB113
47
R198
10V
0.1u
B
C108
10V
0.1u
B
C127
10V
0.1u
B
C106
10V
0.1u
B
C134
10V
0.1u
B
C112
10V
0.1u
B
C121
10V
0.1u
B
C120
10V
0.1u
B
C125
10V
0.1u
B
C115
10V
0.1u
B
C131
10V
0.1u
B
C123
10V
0.1u
B
C136
10V
0.1u
B
C118
10V
0.1u
B
C107
10V
0.1u
B
C126
10V
0.1u
B
C129
10V
0.1u
B
C133
10V
0.1u
B
C122
10V
0.1u
B
C128
10V
0.1u
B
C111
10V
0.1u
B
C124
10V
0.1u
B
C130
10V
0.1u
B
C117
10V
0.1u
B
C119
10V
0.1u
B
C135
10V
0.1u
B
C116
10V
0.1u
B
C113
JL101
JL114
JL119
JL100
JL109
JL111
JL105
JL108
JL104
JL112
JL110
JL116
JL118
JL117
JL113
JL121
JL120
JL122
CL100
CL101
CL104
CL116
CL109
CL105
CL110
CL113
CL111
CL108
CL112
CL117
JL126
CL130
JL131
JL132
CL131
CL132
JL133
JL135
JL136
JL127
CL142
NAND_CLE
NAND_ALE
SPDIF
AMCK
GP_JIG_MODE
EMMA_RESET
ADO
ALRCK
ABCK
+2V5
FCS0B
+3V3
GCS1B
FCS1B
DAMON_GRDYB
+1V5
GP_INTB
NAND_R/BB
+1V5
DADD[0]
DADD[1]
DADD[2]
DADD[3]
DADD[4]
DADD[5]
DADD[6]
DADD[7]
DADD[8]
DADD[9]
DADD[10]
DADD[11]
DADD[12]
DQ[11]
DQ[8]
DQ[12]
DQ[1]
DQ[7]
DQ[5]
DQ[0]
DQ[6]
DQ[4]
DQ[3]
DQ[2]
DQ[9]
DQ[10]
DQ[15]
DQ[14]
DQ[13]
RDATA[7]
RDATA[0]
RDATA[6]
RDATA[2]
RDATA[5]
RDATA[4]
RDATA[1]
RDATA[3]
DVREF
DQS0
DWEB
DBA1
DQM1
DCSB
DBA0
DQM0
DCLKB
DCLK
DCASB
DQS1
DRASB
RADD[3]
RADD[2]
RADD[1]
RADD[4]
RADD[0]
RADD[5]
RADD[8]
RADD[7]
RADD[6]
RADD[9]
RADD[10]
RADD[11]
RADD[14]
RADD[12]
RADD[13]
GND
VID_CR
RDATA[8]
RDATA[9]
RDATA[10]
RDATA[11]
RDATA[12]
RDATA[13]
RDATA[14]
RDATA[15]
UPD61120AF1-100-JN1-A
IC100
1
PPOR
T24
2
PPOR
T34
3
RXD2B
4
PPOR
T49
5
DADD4
6
DADD5
7
DADD7
8
DADD8
9
DADD11
10
DRASB
11
DCLK
12
DQM0
13
DQS1
14
VDD2
15
DQ9
16
DQ11
17
DQ13
18
DQ15
19
GND2
20
PPOR
T46
21
RDA
T
A
9/HSD1
22
R
D
ATA
2
23
RDA
T
A
10/HSD2
24
TXD3B
25
TXD0B
26
DADD2
27
DADD6
28
DADD10
29
DADD9
30
DADD12
31
DCASB
32
DQM1
33
DVREF
34
VDD2
35
DQ8
36
DQ10
53
DQS0
54
DQ6
55
DQ4
56
DQ2
57
DQ0
58
PPOR
T44
59
RXD0B
60
VDO7
61
RADD1
62
PPOR
T36/HSDE
63
RADD0
64
PKTSTR
T
65
RXD3B
66
VDD3
67
GND2
68
VDD2
69
GND2
70
VDD2
71
GND2
72
DWEB
73
DQ7
74
DQ5
75
DQ3
76
DQ1
77
VFIELD
78
PPORT42
79
STPERRB
80
VCK
81
RADD3
82
PPORT32
83
RADD2
84
PPORT33
85
PPORT43
86
VHS
87
FCSB1
88
PPORT35
89
PPORT31
90
RADD4
91
GRDYB
92
GND
93
VDD1
94
VVS
95
AVDD1_6
96
VRCLKIN
97
RADD6
98
PPORT28
99
RADD5
100
VDD3
101
GND
102
AGND1_6
103
AGND1_266
104
MCLKIN
105
RADD24/STPDAT6
106
RADD7
107
RADD25/STPDAT7
108
FCSB0
109
VDD3
110
AVDD1_266
111
CLK27IN
112
AGND1_162
113
RADD15/STPCLK
114
RADD23/STPDAT5
115
RADD12
116
VDD1
117
VDD2
118
VDD1
119
VDD1
120
VDD1
121
VDD1
122
AVDD1_162
123
SYSCLKIN
124
EVCK
125
RADD21/STPDAT3
126
RADD16/STPEN
127
RADD22/STPDAT4
128
VDD1
129
GND
130
GND
131
GND
132
GND
133
GND
134
AVSYSCLKIN
135
AVDD1_16
136
AGND1_16
137
FEWB
138
STPDA
T2/RADD20
139
PPOR
T23
140
VDD3
141
GND
142
GND
143
GND
144
GND
44
TXD2B
52
DCLKB
43
R
D
ATA
1
51
DCSB
42
RDA
T
A
8/HSD0
50
DBA0
41
R
D
ATA
0
49
DBA1
40
PPOR
T45
48
DADD0
39
GND2
47
DADD1
38
DQ14
46
DADD3
37
DQ12
45
PPOR
T50
145
VDD1
146
GND
147
A
V
DD1_18
148
AGND1_18
149
RADD18/STPDA
T0
150
RADD14
151
RADD19/STPDA
T1
152
VDD1
153
GND
154
GND
155
GND
156
GND
157
VDD1
158
VDO3
159
VDO5
160
ACLKIN
161
RADD8
162
RADD17/STPSTR
T
163
RADD13
164
GND
165
VDD3
166
MMOFFHOOK
167
VDO2
168
VDO6
169
PPOR
T29
170
RADD9
171
PPOR
T30
172
VDD3
173
VDD3
174
PPOR
T10
175
VDO0
176
VDO4
177
FOEB
178
SMDA
T0
179
RADD11
180
VDD1
181
GND
182
VA
C
183
PPOR
T11
184
VDO1
185
GCSB0
186
RDA
T
A
15/HSD7
187
RADD10
188
PPOR
T26
189
VA
Y
190
AGND5
191
CBPF
192
PPOR
T12
193
R
D
ATA
6
194
RDA
T
A
13/HSD5
195
R
D
ATA
7
196
RDA
T
A
14/HSD6
197
NAND_SEB
198
GND
199
GND
200
GND
201
DTR1B/PMSDIO
202
VDD3
203
VDD1
204
JTCK
205
VDD1
206
GND
207
GND
208
CBPC
209
CBPD
210
CBPE
211
AGND4
212
DSR1B/PMSINS
213
RDATA11/HSD3
214
RDATA5
215
RDATA12/HSD4
216
NAND_ALE
217
ATX
218
ADO
219
PPORT2
220
PPORT5/PMSSCLK
221
DCD1B/PMSPON
222
TEST
223
SDA0
224
JTDI
225
JTRST
226
RSTSWB
227
VAR
228
AVDD1
229
AGND2
230
AVDD3
231
AVDD4
232
AVDD5
233
OFF0
234
RDATA4
235
NAND_CLE
236
TXD1B
237
ALRCK
238
ABCK
239
PPORT1
240
PPORT4
241
RI1B/PMSBS
242
TMODE2
243
EDINT
244
SCL0
245
JTDO
246
NMI
247
EIVHS
248
AGND1
249
CBPB
250
AVDD0
251
VACOMP
252
AVDD2
253
RDATA3
254
NAND_R/BB
255
GCSB1
256
RXD1B
257
PWMOUT
258
AMCK
259
PPORT0
260
PPORT3
261
TMODE0
262
TMODE1
263
SDA1
264
SCL1
265
JTMS
266
RSTOUT
267
EIVVS
268
CBPA
269
AGND0
270
VAG
271
AGND3
272
VAB
EM3V3
0
R172
0
R173
CL170
CL171
JL173
JL171
JL170
10V
0.1u
B
C114
6.3V
47u
C170
GPIO1
CL184
CL185
CL188
CL189
UDZSTE-176.2B
D460
JL423
JL426
0uH
FB462
100
R402
CL419
MA133-TX
D463
0
R468
CN406
12P
1
2
3
4
5
6
7
8
9
10
11
12
100
R465
CL470
JL435
0uH
FB467
UN5211-TX
Q460
JL434
100
R404
CL435
0uH
FB464
RB404
10k
1
2
3
4
5
6
7
8
JL417
JL409
100
R463
JL419
100
R466
18P
CN462
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
JL427
RB463
100x4
0uH
FB461
100
R401
CL472
10k
R400
JL467
JL411
JL407
4700
R460
CL471
100
R406
CL433
JL410
0uH
FB466
JL406
47k
R461
JL430
DTT_RST
JL418
RB464
100x4
JL422
100
R403
0uH
FB463
JL421
MA133-TX
D462
4700
R462
JL420
JL424
100
R464
100
R469
FB460
0uH
CL473
100
R405
JL433
8P
CN463
1
2
3
4
5
6
7
8
0uH
FB465
MA4Z082W
A-(TX).SO
D461]
JL431
CL411
JL408
20P
CN460
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
JL425
2SB1462J-R(TX).SO
Q461
RXD0B
TXD1B
TXD0B
RXD1B
STS_RESET
VID_Y
VID_CB
FOEB
FWEB
0.1u
C206
10V
B
47
R237
50V
0.001u
C207
B
50V
C203
CK
1p
X200
27MHz
50V
1p
C202
CK
0.1u
C208
10V
B
IC201
KA5SDKASO1TSL
1
XTB
2
N.C
3
VC
4
VSS
5
Q0
6
VDD
7
N.C
8
XT
10k
R238
FB260
FWEB
FOEB
1
A
GND
RADD[3]
RADD[6]
RADD[5]
RADD[7]
RADD[12]
RADD[14]
RADD[8]
RADD[13]
RADD[11]
RADD[10]
RADD[0]
RADD[1]
RADD[2]
RADD[9]
DVREF
JTCL
SCL0
NAND_CLE
NAND_R/BB
FOEB
FWEB
DQ[1]
DQ[3]
DQ[5]
DQ[7]
DWEB
DADD[4]
DADD[5]
DADD[7]
DADD[8]
DADD[11]
DRASB
DCLK
DQM0
DQS1
DQ[9]
DQ[11]
DQ[13]
DQ[15]
DADD[2]
DADD[10]
DADD[9]
DADD[12]
DCASB
DQM1
DQ[8]
DQ[10]
DQ[12]
DQ[14]
DADD[3]
DADD[1]
DADD[0]
DBA1
DBA0
DCSB
DCLKB
DQS0
DQ[6]
DQ[4]
DQ[2]
DQ[0]
R
D
ATA
[2
]
R
D
ATA
[0
]
R
D
ATA
[1
]
RDATA[3]
RDATA[5]
RDATA[4]
RDA
T
A
[7]
RDA
T
A
[6]
FE_DATA[6]
FE_DATA[7]
FE_CLK
FE_DATA[5]
FE_DATA[3]
FE_VALID
FE_DATA[4]
FE_DA
T
A[0]
FE_DA
T
A
[1]
FE_P
ACKET_SYNC
PMSINS
PMSBS
FE_DA
T
A
[2]
TXD1B
DADD[0]
DADD[1]
DADD[2]
DADD[3]
DADD[4]
DADD[5]
DADD[6]
DADD[7]
DADD[8]
DADD[9]
DADD[10]
DADD[11]
DADD[12]
DQ[0]
DQ[2]
DQ[3]
DQ[4]
DQ[5]
DQ[6]
DQ[7]
DQ[8]
DQ[9]
DQ[10]
DQ[11]
DQ[12]
DQ[13]
DQ[14]
DQ[15]
RDATA[0]
RDATA[1]
RDATA[2]
RDATA[3]
RDATA[4]
RDATA[5]
RDATA[6]
RDATA[7]
DBA0
DBA1
DCASB
DCLK
DCLKB
DCSB
DQM0
DQM1
DQS0
DQS1
DRASB
DVREF
DWEB
RADD[1]
RADD[2]
RADD[3]
RADD[4]
RADD[5]
RADD[6]
RADD[7]
RADD[8]
RADD[9]
RADD[10]
RADD[11]
RADD[12]
RADD[13]
RADD[14]
VDO_D[6]
SCL1
PMSSCLK
VDO_D[1]
VDO_D[4]
VDO_D[0]
VDO_D[2]
VID_CB
VDO_D[7]
VDO_D[5]
VDO_D[3]
RDATA[8]
RDATA[9]
RDATA[10]
RDATA[11]
RDATA[12]
RDATA[13]
RDATA[14]
RDATA[15]
R
D
ATA
[9
]
RDA
T
A
[10]
R
D
ATA
[8
]
RDA
T
A
[14]
RDA
T
A
[13]
R
D
ATA
[1
5
]
RDATA[11]
RDATA[12]
TXD0B
JTDI
GP_FE_RESET
RADD[4]
VDO_CLK
VID_Y
GPIO1
FE_DATA[4]
SCL0
FE_DATA[3]
FE_DATA[2]
SCL1
JTDI
SDA1
VDO_CLK
VDO_D[0]
JTCL
PMSBS
FE_DATA[0]
FE_DATA[1]
GP_FE_RESET
JTRST
VDO_D[2]
FE_VALID
VDO_D[5]
FE_PACKET_SYNC
VDO_D[7]
VDO_D[6]
FE_CLK
VDO_D[4]
FE_DATA[7]
VDO_D[3]
FE_DATA[6]
VDO_D[1]
FE_DATA[5]
SDA0
RADD[0]
DADD[6]
JTRST
SDA1
RXD0B
RXD1B
RXD1B
TXD0B
RXD0B
TXD1B
NAND_R/BB
GPIO1
NAND_CLE
VID_CB
VID_Y
FWEB
FOEB
PMSINS
PMSSCLK
DQ[1]
SDA0
DTT_V5
GND
I2C_DAT1
I2C_CLK1
DTT_V6
GND
DTT_V7
FE_DATA0
GND
FE_DATA1
DTT_VCLK
NC
FE_DATA2
JTCL
GND
JTMS
NC
FE_DATA3
JTDO
JTRST
DTT_I2C_C
GND
JTDI
DTT_I2C_D
FE_DATA4
3.3V
DTT_RST
FE_DATA5
JEDINT
GND
FE_DATA6
GND
SYS_RESET
FE_DATA7
GND
GND
PMS_BS
GND
GND
PMS_SCLK
FE_CLK
GND
GND
PMS_INS
DTT_V0
FE_Psync
GND
VCC
DTT_V1
FE_Valid
PMS_SDIO
GND
FE_Reset
DTT_V2
DTT_V3
GND
GND
DTT_V4
-REF.NO.: SERIES-
XX MARK:NO MOUNT
27MHz CLOCK GENERATIOR
A-004 BOARD(1/3)
10
TO
(3/3)
TO
DE-001
BOARD
CN002
TO
RD-058
BOARD
CN2300
(SEE PAGE
4-65)
(SEE PAGE
4-28)
15
TO(3/3)
11
TO(3/3)
TO(3/3)
18
13
TO(3/3)
TO(2/3)
12
3
TO(2/3)
TO(2/3)
4
TO(2/3)
5
CLOCK GENERATOR
IC201
IC100
MS CONNECTOR
17
TO(3/3)
JT
AG CONNECTOR
1
TO(2/3)
TO(2/3,
3/3)
6
7
TO(3/3)
TO(3/3)
14
8
TO(3/3)
TO(3/3)
9
2
TO(2/3)
21
8
E
I
J
12
20
15
K
6
10
14
11
D
G
H
4
C
18
16
3
N
5
F
17
M
L
19
7
B
13
2
9
16
P.CONT
SWITCH
B+
B+
B+
B+
B+
B+
:Voltage measurement of the CSP IC
and the Transistors with mark,is
not possible.
CSP(CHIP SIZE PACKAGE)IC
3.3V
2.5V
1.5V
3.3V
1.7
3.3
1.7
1.8
1.7
1
NO MARK:REC/PB MODE
0
3.3
3.3
3.3
0
27MHz CLOCK GENERATOR
A-004 (1/3)
4-5
4-6
For Schematic Diagram
• Refer to page 4-69 for printed wiring board.
• Refer to page 4-4 for waveforms.
Содержание RDR-GXD310
Страница 6: ...MEMO 6 ...
Страница 36: ...1 30E MEMO ...
Страница 103: ...MEMO 5 10E ...
Страница 109: ...6 6E MEMO ...