![background image](http://html.mh-extra.com/html/sony/gtk-xb90/gtk-xb90_service-manual_420571027.webp)
GTK-XB90
GTK-XB90
27
27
5-5. SCHEMATIC DIAGRAM - MAIN Board (2/8) -
UART0_RX
UART0_TX
SF_DI
SF_DO
SF_CK
SF_CS
LRC
LK
1
BCLK1
DATA1
CLKOUT
CLKIN
RESET_B
SF_CK
SF_CS
CLKOUT
UART0_RX
UART0_TX
A_1V2
CLKIN
SAR_ADI2
SAR_ADI1
SAR_ADI0
RESET_B
USB_DP
USB_DM
SAR_ADI0
SAR_ADI1
SAR_ADI2
AR_CH1
AL_CH1
SF_DI
SF_DO
A_VREF
MIC_BIAS
A_VREF
MIC_BIAS
M
PEG_TX
M
PEG_RX
USB_DP
USB_DM
BCLK1
8
LRCK1
8
DATA1
8
M
PEG_RX
M
PEG_TX
Imax=140mA @ripple 50mV
MAX 190mA @ripple 50mV
Uart0 Debug Interface
6
6
6
6
HW Config
must be pull high
layout
NOTE:
Close To 8107 Pin For ESD
NOTE:
Close To 8107 Pin
VDD12
SF_3V3
SF_3V3
D_3V3
PLL_VDD12
VDD33_USB
VDD33_ADAC
VDD33_AADC
VDD33_AADC
PLL_VDD12
VDD33_USB
VDD12
VDD33_ADA
C
D_3V3
D
_3V3
1.2V_D
3.3V_D2
3.3V_D2
3.3V_D2
D_3V3
3.3V_D2
SF_3V3
SF_3V3
1
3
2
4
57 56 55
63
64
65
62
54
39
40
51 50 49 48 47 46 45 44
53 52
43 42 41
38
1
24
37
28
27
26
25
75
2
76
66
67
72
73
3 4 5 6 7 8 9
10 11 12 13 14 15 16 17 18 19
20
21
22
23
68
69
70
71
61
60
59
58
36
35
34
33
32
31
30
29
77
74
1
2
3
4
1
2
3
4
5
6
7
8
UART2_CTS/GPIO25
UART2_RX/GPIO24 UART2_TX/GPIO23
SD_D0/GPIO35
SD_CLK/GPIO36
SD_CMD/GPIO37
CARD_SENSE/GPIO34
GPIO22
AOUT_L/GPIO138
ADAC_VSS
A_PWM8/GPIO19 A_PWM7/GPIO18
I2S_OUT_D2/A_PWM6/GPIO17 I2S_OUT_D1/A_PWM5/GPIO16 I2S_OUT_D0/A_PWM4/GPIO15
I2S_OUT_BCK/A_PWM3/GPIO14 I2S_OUT_MCK/A_PWM2/GPIO13 I2S_OUT_LRCK/A_PWM1/GPIO12
GPIO21 GPIO20
SPDIF_OUT/GPIO11
AUDIO_MUTE/GPIO10
ADAC_AVDD
AOUT_R/GPIO137
RESET_B
USB_DP
VREF
PLL_VDD12
CLKIN
CLKOUT
USB_AVDD
IR_IN/GPIO47
POWER_KEY/GPIO61
VDD12
UART0_TX/GPIO38
UART0_RX/GPIO39
VFD_CLK/PWM0/GPIO44
VFD_STB/PWM1/HW_CFG/GPIO45
GPIO62 SPDIF_IN0/GPIO63 I2C1_SCL/UART1_TX/GPIO64 I2C1_SDA/UART1_RX/GPIO65 I2S_IN_D2/GPIO66 I2S_IN_D1/GPIO67 I2S_IN_D0/GPIO68 I2S_IN_BCK/GPIO69 I2S_IN_MCK/GPIO70 I2S_IN_LRCK/GPIO71 HDMI_CEC/GPIO72 VDD33 NC NC NC HEAC-/GPIO132 HEAC+
SAR_ADI2/HDMI_HPD/GPIO136
SAR_ADI1/GPIO135
SAR_ADI0/GPIO134
USB_DM
SPI_CE/HW_CFG
SPI_D0
SPI_CLK/HW_CFG
SPI_D1
SPDIF_IN1/GPIO33
SPDIF_IN2/GPIO32
BT_EN/GPIO31
UART2_RTS/GPIO30
AADC_VSS
AADC_AVDD
MIC_BIAS
MIC_IN
AIN_L0
AIN_R0
AIN_L1
AIN_R1
EPAD
VFD_DAT/PWM2/GPIO46
1
2
3
4
CE#
SO
WP#
VSS
SI
SCK
HOLD#
VDD
Y1 24.576MHz/10PPM
Y1 24.576MHz/10PPM
C57
22UF/6.3/X5R
C57
22UF/6.3/X5R
C39
10uF/6.3V/X5R
C39
10uF/6.3V/X5R
R94
4.7K
R94
4.7K
R9
1
4.7
K
R9
1
4.7
K
R7
1
6.8
K
R7
1
6.8
K
C45
10uF/6.3V/X5R
C45
10uF/6.3V/X5R
C65
1000pF/
50V/
X
7R
C65
1000pF/
50V/
X
7R
U6
8107H/S/C-76
U6
8107H/S/C-76
FB8
500/800mA
FB8
500/800mA
R
102
10K
R
102
10K
R111
100
R111
100
FB9
500/800mA
FB9
500/800mA
C59
0.1UF
C59
0.1UF
R6
6
4.7
K
R6
6
4.7
K
C66
0.1UF
C66
0.1UF
R96
4.7K
R96
4.7K
C54
22uF/6.3V/X5R
C54
22uF/6.3V/X5R
FB12
500/800mA
FB12
500/800mA
XP2
4PIN/2.0mm
XP2
4PIN/2.0mm
C68
0.
1U
F
C68
0.
1U
F
R106
100
R106
100
C74
1000pF/
50V/
X
7R
C74
1000pF/
50V/
X
7R
C58
20pF/50V/NP0
C58
20pF/50V/NP0
C96
10
UF
/6
.3
V
/X5
R
C96
10
UF
/6
.3
V
/X5
R
R5
9
4.7
K
R5
9
4.7
K
R64
4.7K
R64
4.7K
C46
22uF/6.3V/X5R
C46
22uF/6.3V/X5R
C97
10U
F
/6
.3V/
X
5
R
C97
10U
F
/6
.3V/
X
5
R
Q7
NPN_3DG3904M
Q7
NPN_3DG3904M
C531000pF/50V/X7R
C531000pF/50V/X7R
C49
0.1UF
C49
0.1UF
TP17
TP17
C98
0.
1U
F
C98
0.
1U
F
C42
0.1UF
C42
0.1UF
TP18
TP18
FB13
500/800mA
FB13
500/800mA
C56
0.01uF/50V/X7R
C56
0.01uF/50V/X7R
FB18
500/800mA
FB18
500/800mA
C55
1000pF/
50V/
X
7R
C55
1000pF/
50V/
X
7R
U9
EN25T16A-75HIP 16M SERIAL FLASH
U9
C77
20pF/50V/NP0
C77
20pF/50V/NP0
R2
02
4.
7K
R
202
4.
7K
C52
0.1UF
C52
0.1UF
C82
0.1UF
C82
0.1UF
C43
10uF/6.3V/X5R
C43
10uF/6.3V/X5R
C40
0.1UF
C40
0.1UF
FB17
500/800mA
FB17
500/800mA
R
108
10K
R
108
10K
C44
10uF/6.3V/X5R
C44
10uF/6.3V/X5R
R68
100
R68
100
D8
LL4148
D8
LL4148
RESET CIRCUIT
NOTE:
When 8107H/S,
Pin60/61 are SPDIF_IN2,
SPDIF_IN1
When 8107C,
Pin60/61 is GPIO.
Crystal
Voltage Reference
QFN76-354354-0.4
QFN76-354354-0.4
A
E
D
B
C
1
2
3
4
5
6
7
8
(2/8)
MAIN BOARD
SYS SET
2020/08/20 22:42:53 (GMT+09:00)