Sony Esprit TAV-L1, Руководство по обслуживанию

Страница: 143 / 210

143
TAV-L1
Pin No. Pin Name I/O Description
95 VSS - Ground terminal
96 XTAL I System clock input terminal (16.384 MHz)
97 EXTAL O System clock output terminal (16.384 MHz)
98 VCC - Power supply terminal (+3.3V)
99 RTCVCC - Power supply terminal (+3.3V)
100 EXTAL2 O System clock output terminal Not used
101 RTCGND - Not used
102 VSS - Ground terminal
103 STBY - Connection terminal with the power supply
104 TU_STEREO I Stereo detection signal input terminal Not used
105
TU_BILINGUAL I Bilingual detection signal input terminal Not used
106
BSCS_PROT I Protect signal input terminal Not used
107 SCL I/O Two-way I2C clock signal bus with the real time clock
108 SDA I/O
Two-way I2C data bus with the real time clock
109 LINE_V_MUTE
O
Video muting control signal output terminal Not used
110 AOUT_CTL O Audio output control signal output terminal
111 AVCC - Power supply terminal (+3.3V) (analog system)
112
VREF
I Reference voltage (+3.3V) input terminal
113 KEY I Key input terminal (A/D input) Not used
114 NO USE I Not used
115 AFT I AFT voltage input terminal Not used
116 AGC I
AGC control signal input terminal Not used
117 VIDEO_PIN_DET I Not used
118 SENSOR_DET I
Illuminance sensor input terminal
119 PANEL_FAIL I
Abnormal voltage detection signal input from the TV system controller
"L": abnormal voltage detect
120 NO USE I Not used
121 POWER_FAIL I
Abnormal voltage detection signal input terminal "L": abnormal voltage detect
122 100V_DET I
AC power supply detection signal input terminal
133 MIPS_RST IN I Reset signal input terminal Not used
124 DTT_BUS_ST
I Stereo detection signal input terminal Not used
125
CYO_KOH O Dimmer control signal output to the LCD panel unit
126 AGC_CONT O AGC control signal output terminal Not used
127 V_STATE I
Vertical sync signal input from the sync signal processor
128 H_STATE I
Horizontal sync signal input from the sync signal processor
129 AVSS - Ground terminal (analog system)
130 EEPROM_SCL I/O
Two-way I2C clock signal bus with the EEPROM
131 EEPROM_SDA I/O
Two-way I2C data bus with the EEPROM
132 DTT_BUS_CS O Chip select signal output terminal Not used
133 DTT_BUS_MOSI O Serial data output terminal Not used
134
DTT_BUS_MOSO
I Serial data input terminal Not used
135 DTT_BUS_SCK O Serial clock transfer clock signal output terminal Not used
136 DTT_BUS_INT O Interrupt signal output terminal Not used
137 SCL_T I/O
Two-way I2C clock signal bus terminal Not used
138 SDA_T I/O
Two-way I2C data bus terminal Not used
139 RXD I Receive signal input terminal
140 DCC_LUT O
DCC latch signal output to the LCD panel unit