Silicon Graphics Altix XE320, Руководство пользователя

Страница: 80 / 248

52 007-5466-001
4: Advanced Node Board Setup
Performance Optimization
The primary rule for installing DIMMs to obtain maximum performance is the following:
Balance the DIMM memory capacity across both memory branches.
As illustrated in Figure 4-6, the MCH has memory Branch 0 and Branch 1. DIMMs 1A, 1B, 2A,
and 2B are on Branch 0 and DIMMs 3A, 3B, 4A, and 4B are on Branch 1. If the total memory
capacity of the DIMMs on each branch is not balanced, the memory performance will be
degraded.
Table 4-1 lists the recommended DIMM configurations to achieve maximum performance.
Table 4-1
Recommended DIMM Configurations
Note: DIMM configurations that are not described in Table 4-1 will run with degraded
performance.
The following are examples of DIMM configurations that will yield degraded performance:
DIMM Pair 1
Capacity
DIMM Pair 2
Capacity
DIMM Pair 3
Capacity
DIMM Pair 4
Capacity
Total Node
Memory Size
2GB 2GB 4GB
4GB 4GB 8GB
2GB 2GB 2GB 2GB 8GB
4GB 2GB 2GB 8GB (mixed)
4GB 4GB 2GB 2GB 12GB (mixed)
8GB 8GB 16GB
4GB 4GB 4GB 4GB 16GB
8GB 4GB 4GB 16GB (mixed)
8GB 8GB 2GB 2GB 20GB (mixed)
8GB 8GB 4GB 4GB 24GB (mixed)
8GB 8GB 8GB 8GB 32GB