- 32 -
Chipset Features Setup
Bank X/X DRAM Timing
This value in this field is set by the system board manufacturer, depending on whether the
board has paged DRAMS or EDO DRAMS. The choice: 70ns, 60ns.
SDRAM Cycle Length
This field allows you to set the SDRAM latency timer.
The Choice: 2,3.
DRAM Clock
This item set the DRAM Read/Write timings that the system uses.
Memory Hole
In order to improve performance, some space in memory can be reserved for ISA cards.
Read Around write
This is a new cache technology for the video memory of the processor. It can greatly
improve the display speed by caching the display data. You must leave this on the default
setting of Disabled if your display card cannot support this feature or else your system
may not boot.
Concurrent PCI/Host
This item disable CPU bus will be occupited during the entire PCI operation period.
System BIOS Cacheable
This item allows the user to set whether the system BIOS F000~FFFF areas are cacheable
or non-cacheable.
