HR-MB3
8 – 1
Audio
HR-MB3
Service Manual
HR-MB3
Market
E
CHAPTER 8.
OTHER
[1] Function table of IC
IC100 RH-IXA068AWZZ: DSP (IXA068AW) (1/3)
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
Pin No.
Port Name
Terminal Name
Input/Output
Function
1
VSS1
VSS1
—
GND.
2
PU
DSP_PU
Output
Reserve. (Checker only)
3
DP
DSP_DP
Output
Reserve. (Checker only)
4
DN
DSP_DM
Output
Reserve. (Checker only)
5
USBVDD
USBVDD
Input
Digital power for USB. (3.3V)
6
GPIO7
USB_DET
Input/Output
USB detect.
7
VSS3
VSS3
—
GND.
8
DVDD1
DVDD1
Input
Digital power for interface. (3.3V)
9
GPIO2
LCD_BL_ON
Input/Output
LCD backlight control.
10
GPIO1
CHARGER_CE_CONT
Input/Output
Charge current control.
11
VSS4
VSS4
—
GND.
12
GPIO0
CVCC_CTL
Input
1.6VREG. control.
13
X2/CLKIN
X2
Input
System clock input. (12MHz)
14
X1
X1
Input
System clock output. (12MHz)
15*
CLKOUT
CLKOUT
Input
Master clock output. (Checker only)
16
C0
zRE
Output
Data read control.
17
C1
zOE
Output
Data read control.
18
CVDD7
CVDD7
Input
Digital power for CPU core. (1.6V)
19
C2
zWE
Output
Data write control.
20
C3
READY
Output
Chip enable output.
21
C4
zCE0
Output
Chip enable output0.
22
C5
zCE1
Output
Chip enable output1.
23*
C6
zCE2
Output
Chip enable output2.
24
DVDD8
DVDD8
Input
Digital power for interface. (3.3V).
25
C7
zCE3
Output
Chip enable output3.
26
C8
zBE0
Output
Byte enable control0.
27
C9
zBE1
Output
Byte enable control1.
28
C11
zSDCAS
Output
SDRAM column strobe.
29
CVDD8
CVDD8
Input
Digital power for CPU core. (1.6V)
30
RVDD2
RVDD2
Input
Digital power for CPU core. (1.6V)
31
C14
CLKMEM
Output
Interface clock for SDRAM.
32
C12
zSDWE
Output
SDRAM write enable.
33
VSS7
VSS7
—
Digital GND.
34
C10
zSDRAS
Output
PSDRAM row strobe.
35
C13
zSDA10
Output
SDRAM A10 address.
36
VSS8
VSS8
—
Digital GND.
37
VSS17
VSS17
—
Digital GND.
38
A13
A13
Output
Address bus A13.
39
A12
A12
Output
Address bus A12.
40
A11
A11
Output
Address bus A11.
41
CVDD2
CVDD2
Input
Digital power for CPU core. (1.6V)
42
A10
A10
Output
Address bus A10.
43
A9
A9
Output
Address bus A9.
44
A8
A8
Output
Address bus A8.
45
VSS16
VSS16
—
Digital GND.
46
A7
A7
Output
Address bus A7.
47
A6
A6
Output
Address bus A6.
48
A5
A5
Output
Address bus A5.
49
DVDD2
DVDD2
Input
Digital power for interface. (3.3V)
50
A4
A4
Output
Address bus A4.
51
A3
A3
Output
Address bus A3.
52
A2
A2
Output
Address bus A2.
53
RVDD3
RVDD3
Input
Digital power for CPU core. (1.6V)
54
A1
CLAMP SW
Output
Address bus A1.
55*
A0
A0/A14
Output
Address bus A0.
56
DVDD9
DVDD9
Input
Digital power for interface. (3.3V)
Содержание HR-MB3
Страница 13: ...HR MB3 5 4 MEMO ...
Страница 38: ...HR MB3 8 9 MEMO ...