Sharp DV-SL700W, Руководство по обслуживанию

Страница: 53 / 72

DV-SL700W
53
Symbol Pin NO I/O Description
M_A[10]
126 O
SDRAM address bus [10]
M_A[0]
127 O
SDRAM address bus [0]
VSS_04/VSS_K4
128 S
Kernel logic I/O power started around supply #4
M_A[1]
129 O
SDRAM address bus [1]
M_A[2]
130 O
SDRAM address bus [2]
M_A[3]
131 O
SDRAM address bus [3]
R_WE_B
132 I/O
ROM / SRAM / flash write strobe
R_A17
133 I/O
ROM / SRAM / flash address bus bit [17]
R_A14
134 I/O
ROM / SRAM / flash address bus bit [14]
R_A13
135 I/O
ROM / SRAM / flash address bus bit [13]
VDD_04
136 S
I/O power supply #4
R_A8
137 O
ROM / SRAM / flash address bus bit [8]
R_A9
138 O
ROM / SRAM / flash address bus bit [9]
R_A11
139 I/O
ROM / SRAM / flash address bus bit [11]
R_A10
140 O
ROM / SRAM / flash address bus bit [10]
M_DQM3/GPIO 141 I/O
SDRAM data input/output mask for M_DD[31:24] or GPIOA[38]
M_DQM2/GPIO 142 I/O
SDRAM data input/output mask for M_DD[31:24] or GPIOA[38]
VDD_K4
143 S
Kernel logic power supply #4
R_OE_B
144 I/O
ROM / SRAM / flash output enable
R_D7
145 I/O
ROM / SRAM / flash data bus bit [7]
R_D6
146 I/O
ROM / SRAM / flash data bus bit [6]
Priority selection Function Dir
sft_cfg0[5]=1'b1 SDRAM data input/output
O
mask for M_DD[31:24]
(defalut)
sft_cfg2[3:2]=2'b11 UAC_RXO
I
sft_cfg1[8:6]=3'b011 R_CSAUb_B
O
sft_cfg3[13:12]=2'b10 TV_HSYNC
I/O
sft_cfg4[15:13]=3'b010 TV_HSYNC_PC
O
sft_cfg7[7:6]=2'b01 PCMCIA_LOW_B
O
sft_cfg0[13:12]=2'b01 TV_LOD_G[2]
O
sft_cfg7[1]=1'b0 FM_GPIO8[19]
I/O
sft_cfg0[11]=1'b0
fm_gpio_lan[13:0]>9
sft_cfg8[8]=1'b1 ADC_MONO_D_L[5]
O
sft_cfg8[9]=1'b1 DAC_OPA[1]
I
sft_cfg8[10]=1'b1 OGT_BIST_FAIL
O
(other) OPIO[38]
I/O
Priority selection Function Dir
sft_cfg0[4]=1'b1 SDRAM data input/output O
mask for M_DD[23:16]
(default)
sft_cfg2[8:2]=2'b11 UA0_TXD O
sft_cfg3[13:12]=2'b10 TV_VSYNC I/O
sft_cfg4[15:13]=3'b010 TV_VSYNC_PC O
sft_cfg7[7:6]=2'b01 PCMCIA_IOR_B O
sft_cfg0[13:12]=2'b01 TV_LCD_G[3] O
sft_cfg7[1]=1'b0, FM_GPIOB[18] I/O
sft_cfgO[11]=1'b0,
fm_gpio_len[3:0]>9
sft_cfg8[8]=1'b1 ADC_MONO_D_L[6] O
sft_cfg8[9]=1'b1 DAC_OPA[2] I
sft_cfg8[10]=1'b1 BUF_CTRL_BIST_FAIL O
(other) GPIO[39] I/O