Sharp Aquos LC-46X20E, Руководство по обслуживанию

Страница: 158 / 264

LC-42XL2E/S/RU, LC-46XL2E/S/RU, LC-46X20E/S/RU, LC-52XL2E/S/RU, LC-52X20E/S/RU
5 – 38
2.20. IC9101 (RH-iXC121WJN8Q)
2.20.1 Pin Connections and short description
Pin No. Pin Name I/O Pin Function
1 D3.3V — Power 3.3V)
2 N_CPLD_CS0 I HiDTV CS0
⋅⋅⋅
Flash
3 XERE I HiDTV PCI_BUS OE#
4 ROM_CE I BOOT ROM CE input
5 N_CPLD_CS1 I HiDTV CS1
⋅⋅⋅
CPLD
6 XEWE I HiDTV PCI_BUS WE#
7 NC O HiDTV PCI_BUS ACK#
8 D3.3V — Power supply (+3.3V)
9 FRDA_0 I/O For HiDTV PCI_BUS DATA0/CPLD control
10 FRDA_1 I/O For HiDTV PCI_BUS DATA1/CPLD control
11 FRDA_2 I/O For HiDTV PCI_BUS DATA2/CPLD control
12 FRDA_3 I/O For HiDTV PCI_BUS DATA3/CPLD control
13 FRDA_4 I/O For HiDTV PCI_BUS DATA4/CPLD control
14 FRDA_5 I/O For HiDTV PCI_BUS DATA5/CPLD control
15 FRDA_6 I/O For HiDTV PCI_BUS DATA6/CPLD control
16 FRDA_7 I/O For HiDTV PCI_BUS DATA7/CPLD control
17 FRAA_0 I HiDTV PCI_BUS ADDRESS0
18 GND_B — Ground
19 FRAA_1 I For HiDTV PCI_BUS ADDRESS1/CPLD control
20 FRAA_2 I For HiDTV PCI_BUS ADDRESS2/CPLD control
21 FRAA_3 I For HiDTV PCI_BUS ADDRESS3/CPLD control
22 FRAA_4 I For HiDTV PCI_BUS ADDRESS4/CPLD control
23 FRAA_5 I For HiDTV PCI_BUS ADDRESS5/CPLD control
24 N_CPLD2_CNF_DONE I FPGA Config
25 FRAA_6 I For HiDTV PCI_BUS ADDRESS6/CPLD control
26 FRAA_22 I HiDTV PCI_BUS ADDRESS22
27 FRAA_23 I HiDTV PCI_BUS ADDRESS23
28 FRAA_24 I HiDTV PCI_BUS ADDRESS24
29 GND_B — Ground
30 SBCLK_27M I HiDTV PCI_BUS CLOCK (27MHz)
31 3.3V_DPOW_DETECT I DPOW system 3.3V detection
32 NACE_N I NAND-FLASH CE output
33 CODEC_RST O CODEC reset
34 N_VCCH_RST O HiDTV standby reset
35 N_COLD_RST O HiDTV main reset
36 GND_B — Ground
37 D3.3V — Power supply (+3.3V)
38 CPLD_33M I System clock (33MHz)
39 N_FLS_RST O On-Board Flash reset
40 N_EXT_RST O External Flash reset
41 N_EXT_BOOT I Flash start-up discrimination (H = On-Board, L = External)
42 D3.3V — Power 3.3V)
43 ROM_ADD22 O On-Board/External Flash ADDRESS22
44 ROM_ADD23 O On-Board/External Flash ADDRESS23
45 ROM_ADD24 O On-Board/External Flash ADDRESS24
46 N_ROM_OE O On-Board/External Flash OE#
47 GND_B — Ground
48 N_ROM_WE O On-Board/External Flash WE#
49 N_EXT_CE O External Flash CE#
50 N_FLS_CS0 O On-Board Flash CE0#
51 N_CPLD_INT0 O HiDTV (Level interrupt, Active Low)
52 N_CPLD_INT1 O SVP_WX (Level interrupt, Active Low)
53 DSP_RST O DSP reset
54 N_TUNER_INT INT CE6353 (Level interrupt, Active Low)
55 D3.3V — Power supply (+3.3V)
56 VON O Inverter ON/OFF control
57 PE O PANEL controller control signal
58 A_MUTE_ADIF I HDMI_MUTE control signal
59 BUS_SPLIT O Slow bus/video bus enable (Isplation supported)
60 I2C_EXT O I2C bus enable (Isolation supported)
61 STB O Inverter ON/OFF control