17
sent during blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is
672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes
are also supported. 24-bit color data (single pixel) can be clocked into the transmitter at a maximum
rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the
output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with
FPD-Link devices.
Internal Block Diagram
Pin Description
No. Pin name
Description
No.
Pin name
Description
11 CLKIN
Clock input
3-10
TTL
Red data
54 HSYNC
Horizontal sync
93-100, 1, 2
TTL
Greed data
55 YSYNC
Vertical sync
85-92
TTL
Blue data
Содержание LCD-47XR2
Страница 21: ...19 Internal Block Diagram ...
Страница 23: ...21 8 R2SI5900SP Internal Block Diagram ...