( 47 / 72 )
5.2 Operation Timing in Memory Expansion and Microprocessor Modes (5V)
(1) Separate Bus, No-Wait
Table 5.2 and Figure 5.1 show the bus timing in the memory expansion mode and the microprocessor
mode (separate bus, no-wait).
Table 5.2 Memory expansion mode and microprocessor mode (separate bus, no-wait)
Td (DB-WR)=
10
9
f(BCLK)x2
-40 [ns]
*1 Calculated by the following formula according to the frequency of BCLK.
Td (BCLK-AD)
Th (BCLK-AD)
Th (RD-AD)
Th (WR-AD)
Td (BCLK-CS)
Th (BCLK-CS)
Td (BCLK-ALE)
Th (BCLK-ALE)
Td (BCLK-RD)
Th (BCLK-RD)
Td (BCLK-WR)
Th (BCLK-WR)
Td (BCLK-DB)
Th (BCLK-DB)
Td (DB-WR)
Th (WR-DB)
Address output delay time
Address output hold time (BCLK standard)
Address output hold time (RD standard)
Address output hold time (WR standard)
Chip-select output delay time
Chip-select output hold time (BCLK standard)
ALE signal output delay time
ALE signal output hold time
RD signal output delay time
RD signal output hold time
WR signal output delay time
WR signal output hold time
Data output delay time (BCLK standard)
Data output hold time (BCLK standard)
Data output delay time (WR standard)
Data output hold time (WR standard)
Min.
4
0
0
4
-4
0
0
4
(
*
1)
0
Max.
25
25
25
25
25
40
Min.
Max.
52
34
32
32
57
Actual MCU
[ns]
This product
[ns]
Symbol
Item
See left
See left
See left
See left
See left
See left
See left
See left
(
*
2)
See left
See left
Td (DB-WR)=
10
9
f(BCLK)x2
-42 [ns]
*2 Calculated by the following formula according to the frequency of BCLK.
Содержание Emulation Pod M306V2T-RPD-E
Страница 3: ...M306V2T RPD E User s Manual User s Manual Rev 1 00 2003 09 Emulation Pod for M306V2 M306V5 MCUs ...
Страница 8: ... 6 72 MEMO ...
Страница 46: ... 44 72 Figure 4 4 Self check procedure ...
Страница 59: ... 57 72 Figure 5 7 Connection diagram 2 Control signal ...
Страница 62: ... 60 72 MEMO ...
Страница 68: ... 66 72 MEMO ...
Страница 72: ... 70 72 MEMO ...
Страница 74: ...1753 Shimonumabe Nakahara ku Kawasaki shi Kanagawa 211 8668 Japan M306V2T RPD E REJ10J0266 0100Z User s Manual ...