RCA RDR3600V, Руководство по обслуживанию

Страница: 11 / 55

DAC_OUT1
30 O
PA5/
DAC_OUT2
MOD2_BIAS
Controls the TCXO reference frequency D / A
output
31 I
PA6/
ADC12_IN6
POWER_DET
Power switch input.
32 O PA7 POWER_C
Power on control; active high.
33 O PC4 RF_APC_SW
RF amplifier switch control; active high.
34 O PC5 5TC
5T power control, active high.
35 I
PB0/
ADC12_IN8
RSSI
RSSI detection input.
36 I
PB1/
ADC12_IN9
BUSY
BUSY detection
37 I/O PB2/BOOT1
BOOT1/
FM_SW
The default 10K resistor is grounded.
38 O PE7 FM_MUTE
FM receive channel mute control.
39 O PE8 VCOVCC_SW
RXVCO / TXVCO power control.
40 O PE9 DMR_SW
DMR receive IF path switch control
41 O PE10 VOL_MAX
Maximum volume control, active high.
42 O PE11 MIC_SW
Internal MIC mute control, high level INT_MIC.
43 I PE12 PTT_KEY
PTT key input
44 I PE13 ALARM_KEY
Alarm key input
45 I PE14 ENCODE_IN0
Channel coding input 0
46 I PE15 ENCODE_IN1
Channel coding input 1
47 I PB10 ENCODE_IN2
Channel coding input 2
48 I PB11 ENCODE_IN3
Channel coding input 3
49 S VCAP_1 VCAP_1
External capacitor to ground.
50 S VDD_1 VDD_1
Connect 3.3V .
51 O
PB12/
SPI2_NSS
DMR_CS
Connect to HR_C5000 at pin 58 U_CS.
52 O
PB13/
SPI2_SCK
DMR_SCLK
Connect to HR_C5000 at pin 57 U_SCLK
53 I
PB14/
SPI2_MISO
DMR_SDO
Connect to HR_C5000 at pin 55 U_SDO
54 O
PB15/
SPI2_MOSI
DMR_SDI
Connect to HR_C5000 at pin 56 U_SDI
55 I PD8 PLL_LD
PLL lock detection, high when locked.
56 O PD9 PLL_CS
PLL enable control
57 O PD10 PLL_DAT P PLL_DAT output control
58 O PD11 PLL_CLK
PLL_CLK clock pin
59 O PD12 LCD_RES LCD_RES